[U-Boot] [RFC PATCH 0/6] Mips: Refactoring of CPU and SoC code

daniel.schwierzeck at googlemail.com daniel.schwierzeck at googlemail.com
Wed Mar 9 14:16:53 CET 2011


All current Mips CPUs and SoCs are based on Mips32 arch. The complete
code resides in the global arch/mips/cpu directory. All SoC specific
code resides in this directory too. This is not suitable if other
Mips architectures like Mips64 or Octeon or new SoCs should be supported
in the future.

This patch series refactors the Mips CPU directory and put all current
code into an own mips32 subdirectory. Furthermore the SoC specific code
of IncaIP, Purple and Au1x00 is moved to separate SoC subdirectories.

Daniel Schwierzeck (6):
  Mips: Move content of arch/mips/cpu to arch/mips/cpu/mips32
  Mips: Purple: Adapt u-boot.lds to changed CPU directory layout
  Mips: IncaIP: Move all IncaIP specific code to separate subdirectory
  Mips: Purple: Move all Purple specific code to separate subdirectory
  Mips: Au1x00: Move all Au1x00 specific code to separate subdirectory
  Mips: Update setting of endianess and CPU optimization flags

 arch/mips/cpu/config.mk                            |   39 ---------------
 arch/mips/cpu/{ => mips32}/Makefile                |    5 --
 arch/mips/cpu/mips32/au1x00/Makefile               |   45 +++++++++++++++++
 arch/mips/cpu/{ => mips32/au1x00}/au1x00_eth.c     |    0
 arch/mips/cpu/{ => mips32/au1x00}/au1x00_serial.c  |    0
 .../mips/cpu/{ => mips32/au1x00}/au1x00_usb_ohci.c |    0
 .../mips/cpu/{ => mips32/au1x00}/au1x00_usb_ohci.h |    0
 arch/mips/cpu/mips32/au1x00/config.mk              |   24 +++++++++
 arch/mips/cpu/{ => mips32}/cache.S                 |    0
 arch/mips/cpu/mips32/config.mk                     |   32 ++++++++++++
 arch/mips/cpu/{ => mips32}/cpu.c                   |    0
 arch/mips/cpu/mips32/incaip/Makefile               |   46 +++++++++++++++++
 arch/mips/cpu/{ => mips32/incaip}/asc_serial.c     |    0
 arch/mips/cpu/{ => mips32/incaip}/asc_serial.h     |    0
 arch/mips/cpu/mips32/incaip/config.mk              |   24 +++++++++
 arch/mips/cpu/{ => mips32/incaip}/incaip_clock.c   |    0
 arch/mips/cpu/{ => mips32/incaip}/incaip_wdt.S     |    0
 arch/mips/cpu/{ => mips32}/interrupts.c            |    0
 arch/mips/cpu/mips32/purple/Makefile               |   45 +++++++++++++++++
 arch/mips/cpu/{ => mips32/purple}/asc_serial.c     |    0
 arch/mips/cpu/{ => mips32/purple}/asc_serial.h     |    0
 arch/mips/cpu/mips32/purple/config.mk              |   24 +++++++++
 arch/mips/cpu/{ => mips32}/start.S                 |    0
 board/purple/u-boot.lds                            |    2 +-
 boards.cfg                                         |   52 ++++++++++----------
 25 files changed, 267 insertions(+), 71 deletions(-)
 delete mode 100644 arch/mips/cpu/config.mk
 rename arch/mips/cpu/{ => mips32}/Makefile (87%)
 create mode 100644 arch/mips/cpu/mips32/au1x00/Makefile
 rename arch/mips/cpu/{ => mips32/au1x00}/au1x00_eth.c (100%)
 rename arch/mips/cpu/{ => mips32/au1x00}/au1x00_serial.c (100%)
 rename arch/mips/cpu/{ => mips32/au1x00}/au1x00_usb_ohci.c (100%)
 rename arch/mips/cpu/{ => mips32/au1x00}/au1x00_usb_ohci.h (100%)
 create mode 100644 arch/mips/cpu/mips32/au1x00/config.mk
 rename arch/mips/cpu/{ => mips32}/cache.S (100%)
 create mode 100644 arch/mips/cpu/mips32/config.mk
 rename arch/mips/cpu/{ => mips32}/cpu.c (100%)
 create mode 100644 arch/mips/cpu/mips32/incaip/Makefile
 copy arch/mips/cpu/{ => mips32/incaip}/asc_serial.c (100%)
 copy arch/mips/cpu/{ => mips32/incaip}/asc_serial.h (100%)
 create mode 100644 arch/mips/cpu/mips32/incaip/config.mk
 rename arch/mips/cpu/{ => mips32/incaip}/incaip_clock.c (100%)
 rename arch/mips/cpu/{ => mips32/incaip}/incaip_wdt.S (100%)
 rename arch/mips/cpu/{ => mips32}/interrupts.c (100%)
 create mode 100644 arch/mips/cpu/mips32/purple/Makefile
 rename arch/mips/cpu/{ => mips32/purple}/asc_serial.c (100%)
 rename arch/mips/cpu/{ => mips32/purple}/asc_serial.h (100%)
 create mode 100644 arch/mips/cpu/mips32/purple/config.mk
 rename arch/mips/cpu/{ => mips32}/start.S (100%)

--
1.7.4.1



More information about the U-Boot mailing list