<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-2022-jp">
<META NAME="Generator" CONTENT="MS Exchange Server version 5.5.2658.2">
<TITLE>RE: [U-Boot-Users] Resend:MPC8272 with PCI IDE chip problem?</TITLE>
</HEAD>
<BODY>
<P><FONT SIZE=2>> hi,all</FONT>
<BR><FONT SIZE=2>> Sorry for the previous unreadable message. I resend it. </FONT>
<BR><FONT SIZE=2>> I have a problem using MPC8272 PCI bridge. Currently I am </FONT>
<BR><FONT SIZE=2>> debugging our </FONT>
<BR><FONT SIZE=2>> own board with a MPC8272 and PCI IDE chip (VIA VT6410). </FONT>
<BR><FONT SIZE=2>> However I can not </FONT>
<BR><FONT SIZE=2>> visit the memory of PCI space. When I type "md F40001F0", </FONT>
<BR><FONT SIZE=2>> there is always a </FONT>
<BR><FONT SIZE=2>> program check. </FONT>
<BR><FONT SIZE=2>> My configuration is as follows:</FONT>
<BR><FONT SIZE=2>> </FONT>
<BR><FONT SIZE=2>> * 0x00000000-0x07FFFFFF 128MB SDRAM</FONT>
<BR><FONT SIZE=2>> * 0x80000000-0x9FFFFFFF 512MB outbound </FONT>
<BR><FONT SIZE=2>> prefetchable PCI memory window</FONT>
<BR><FONT SIZE=2>> * 0xA0000000-0xBFFFFFFF 512MB outbound </FONT>
<BR><FONT SIZE=2>> non-prefetchable PCI memory </FONT>
<BR><FONT SIZE=2>> window</FONT>
<BR><FONT SIZE=2>> * 0xF0000000-0xF001FFFF 128KB MPC8272 internal memory</FONT>
<BR><FONT SIZE=2>> * 0xF4000000-0xF7FFFFFF 64MB outbound PCI I/O window</FONT>
<BR><FONT SIZE=2>> * 0xFE000000-0xFFFFFFFF 32MB flash</FONT>
<BR><FONT SIZE=2>> /* PCIBR0 */</FONT>
<BR><FONT SIZE=2>> #define CFG_PCI_MSTR0_LOCAL 0x80000000 </FONT>
<BR><FONT SIZE=2>> /* Local base */</FONT>
<BR><FONT SIZE=2>> #define CFG_PCIMSK0_MASK PCIMSK_1GB </FONT>
<BR><FONT SIZE=2>> /* Size of window */</FONT>
<BR><FONT SIZE=2>> /* PCIBR1 */</FONT>
<BR><FONT SIZE=2>> #define CFG_PCI_MSTR1_LOCAL 0xF4000000 </FONT>
<BR><FONT SIZE=2>> /* Local base */</FONT>
<BR><FONT SIZE=2>> #define CFG_PCIMSK1_MASK PCIMSK_64MB </FONT>
<BR><FONT SIZE=2>> /* Size of window */</FONT>
<BR><FONT SIZE=2>> </FONT>
<BR><FONT SIZE=2>> #define CFG_PCI_MSTR_IO_LOCAL 0xF4000000 </FONT>
<BR><FONT SIZE=2>> /* Local base </FONT>
<BR><FONT SIZE=2>> */</FONT>
<BR><FONT SIZE=2>> #define CFG_PCI_MSTR_IO_BUS 0xF4000000 </FONT>
<BR><FONT SIZE=2>> /* PCI base */</FONT>
<BR><FONT SIZE=2>> #define CFG_CPU_PCI_IO_START PCI_MSTR_IO_LOCAL</FONT>
<BR><FONT SIZE=2>> #define CFG_PCI_MSTR_IO_SIZE 0x04000000 </FONT>
<BR><FONT SIZE=2>> /* 64MB */</FONT>
<BR><FONT SIZE=2>> #define CFG_POCMR2_MASK_ATTRIB (POCMR_MASK_64MB | </FONT>
<BR><FONT SIZE=2>> POCMR_ENABLE | </FONT>
<BR><FONT SIZE=2>> POCMR_PCI_IO)</FONT>
<BR><FONT SIZE=2>> </FONT>
<BR><FONT SIZE=2>> So, I am wondering why the configured PCI space can not </FONT>
<BR><FONT SIZE=2>> be accessed since </FONT>
<BR><FONT SIZE=2>> I have configured the outbound window and PCIBR? In MPC8241, </FONT>
<BR><FONT SIZE=2>> I can access </FONT>
<BR><FONT SIZE=2>> PCI space by "md FE0001F0".</FONT>
<BR><FONT SIZE=2>> </FONT>
<BR><FONT SIZE=2>> Best regard</FONT>
<BR><FONT SIZE=2>> Jack liu</FONT>
<BR><FONT SIZE=2>> </FONT>
</P>
<P><FONT SIZE=2>I suspect one of your base registers (BR1) overlaps the memory range that the </FONT>
<BR><FONT SIZE=2>pci bridge is configured for. It's probably BR1 since I believe that's normally </FONT>
<BR><FONT SIZE=2>0xf4500000 for the BMSR on your board. You need to change PCI I/O memory window </FONT>
<BR><FONT SIZE=2>to some other range... </FONT>
</P>
<P><FONT SIZE=2>Regards,</FONT>
</P>
<P><FONT SIZE=2>Russell</FONT>
</P>
</BODY>
</HTML>