<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html;charset=ISO-8859-1" http-equiv="Content-Type">
</head>
<body bgcolor="#ffffff" text="#000000">
Kim Phillips schrieb:
<blockquote
cite="mid:20080325131102.35e5690d.kim.phillips@freescale.com"
type="cite">
<pre wrap="">On Tue, 25 Mar 2008 18:36:47 +0100
Andre Schwarz <a class="moz-txt-link-rfc2396E" href="mailto:andre.schwarz@matrix-vision.de"><andre.schwarz@matrix-vision.de></a> wrote:
</pre>
<blockquote type="cite">
<pre wrap="">All,
has anyone set up the DDR-II controller on a Freescale MPC8343A without ?
</pre>
</blockquote>
<pre wrap=""><!---->
without what?
</pre>
</blockquote>
typo - sorry.<br>
<blockquote
cite="mid:20080325131102.35e5690d.kim.phillips@freescale.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap="">As far as I can see there are only DDR-I boards from Freescale.
</pre>
</blockquote>
<pre wrap=""><!---->The MDS can do ddr2:
U-Boot 1.3.2-00097-gbc508d1 (Mar 25 2008 - 10:47:17) MPC83XX
Reset Status: Software Hard, External/Internal Soft, External/Internal Hard
CPU: e300c1, MPC8349E, Rev: 30 at 528 MHz, CSB: 264 MHz
Board: Freescale MPC8349EMDS
I2C: ready
SPI: ready
DRAM: 256 MB (DDR2, 64-bit, ECC on)
...
</pre>
</blockquote>
Hmmm ... I get :<br>
<br>
U-Boot 1.3.2-00075-gc5f497a-dirty (Mar 25 2008 - 19:55:00) MPC83XX<br>
<br>
Reset Status: Check Stop, External/Internal Soft, External/Internal Hard<br>
<br>
CPU: e300c1, MPC8343, Rev: 31 at 399.999 MHz, CSB: 266 MHz<br>
Board: Matrix Vision mvBlueLYNX-M7<br>
I2C: ready<br>
SPI: ready<br>
DRAM: cs0_bnds = 0x0000000f<br>
cs0_config = 0x80844102<br>
DDR:bar=0x00000000<br>
DDR:ar=0x8000001b<br>
256 MB<br>
<br>
<br>
It's a 32-Bit DDR-II without ECC.<br>
2 Chips are soldered to CS0, i.e. no EPROM present.<br>
<br>
Since I expect something like "(DDR2, 32-Bit, ECC off)" and nothing
happens there is obviously something wrong with my memory setup.<br>
Is this reasonable ?<br>
<br>
Or am I simply missing a board specific "board_add_ram_info" ?<br>
Am I assuming right that your info string "(DDR2, 64-bit, ECC on)"
comes from spd_sdram ?
<br>
<blockquote
cite="mid:20080325131102.35e5690d.kim.phillips@freescale.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap="">Are there any patches not yet posted to handle this ?
</pre>
</blockquote>
<pre wrap=""><!---->should work, only diff I see is that the 8343 is 32-bit only.
Kim
</pre>
</blockquote>
I'll dig a little deeper now and ask more questions tommorow.<br>
<br>
<br>
Thanks for your help !<br>
<br>
regards,<br>
Andre<br>
<br>
<BR>
MATRIX VISION GmbH, Talstraße 16, DE-71570 Oppenweiler - Registergericht: Amtsgericht Stuttgart, HRB 271090
Geschäftsführer: Gerhard Thullner, Werner Armingeon, Uwe Furtner
<BR>
</body>
</html>