<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html;charset=ISO-8859-1" http-equiv="Content-Type">
</head>
<body bgcolor="#ffffff" text="#000000">
Kim Phillips schrieb:
<blockquote
cite="mid:20080325145912.6309b661.kim.phillips@freescale.com"
type="cite">
<pre wrap="">On Tue, 25 Mar 2008 20:41:41 +0100
Andre Schwarz <a class="moz-txt-link-rfc2396E" href="mailto:andre.schwarz@matrix-vision.de"><andre.schwarz@matrix-vision.de></a> wrote:
</pre>
<blockquote type="cite">
<pre wrap="">Kim Phillips schrieb:
</pre>
<blockquote type="cite">
<pre wrap="">On Tue, 25 Mar 2008 18:36:47 +0100
Andre Schwarz <a class="moz-txt-link-rfc2396E" href="mailto:andre.schwarz@matrix-vision.de"><andre.schwarz@matrix-vision.de></a> wrote:
</pre>
<blockquote type="cite">
<pre wrap="">As far as I can see there are only DDR-I boards from Freescale.
</pre>
</blockquote>
<pre wrap="">The MDS can do ddr2:
U-Boot 1.3.2-00097-gbc508d1 (Mar 25 2008 - 10:47:17) MPC83XX
Reset Status: Software Hard, External/Internal Soft, External/Internal Hard
CPU: e300c1, MPC8349E, Rev: 30 at 528 MHz, CSB: 264 MHz
Board: Freescale MPC8349EMDS
I2C: ready
SPI: ready
DRAM: 256 MB (DDR2, 64-bit, ECC on)
...
</pre>
</blockquote>
<pre wrap="">Hmmm ... I get :
U-Boot 1.3.2-00075-gc5f497a-dirty (Mar 25 2008 - 19:55:00) MPC83XX
Reset Status: Check Stop, External/Internal Soft, External/Internal Hard
CPU: e300c1, MPC8343, Rev: 31 at 399.999 MHz, CSB: 266 MHz
Board: Matrix Vision mvBlueLYNX-M7
I2C: ready
SPI: ready
DRAM: cs0_bnds = 0x0000000f
cs0_config = 0x80844102
DDR:bar=0x00000000
DDR:ar=0x8000001b
256 MB
It's a 32-Bit DDR-II without ECC.
2 Chips are soldered to CS0, i.e. no EPROM present.
Since I expect something like "(DDR2, 32-Bit, ECC off)" and nothing
happens there is obviously something wrong with my memory setup.
Is this reasonable ?
</pre>
</blockquote>
<pre wrap=""><!---->
sounds like memory isn't being configured correctly. Board specific?
</pre>
</blockquote>
Having a closer look to the boards show that I'm currently using 2
Micron MT47H256M8HG-3 with 2GBit each yielding a total of 512MByte
DDR-II memory .... this is sad :-(<br>
Regarding to part list there should have been 1GBit Elpida chips on it.<br>
<br>
<br>
I've seen things like this in mpc8349emds code :<br>
<br>
#if (CFG_DDR_SIZE != 256)<br>
#warning Currenly any ddr size other than 256 is not supported<br>
#endif<br>
<br>
Is this reasonable ? Why ?<br>
<br>
<blockquote
cite="mid:20080325145912.6309b661.kim.phillips@freescale.com"
type="cite">
<pre wrap="">
</pre>
<blockquote type="cite">
<pre wrap="">Or am I simply missing a board specific "board_add_ram_info" ?
</pre>
</blockquote>
<pre wrap=""><!---->
you can do that if you really, really, really want to see the "(DDR2.."
string, but it's optional.
</pre>
</blockquote>
I don't want to see it but to understand where it comes from.<br>
<blockquote
cite="mid:20080325145912.6309b661.kim.phillips@freescale.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap="">Am I assuming right that your info string "(DDR2, 64-bit, ECC on)" comes
from spd_sdram ?
</pre>
</blockquote>
<pre wrap=""><!---->
yes.
Kim
</pre>
</blockquote>
<br>
regards,<br>
Andre<br>
<BR>
MATRIX VISION GmbH, Talstraße 16, DE-71570 Oppenweiler - Registergericht: Amtsgericht Stuttgart, HRB 271090
Geschäftsführer: Gerhard Thullner, Werner Armingeon, Uwe Furtner
<BR>
</body>
</html>