[U-Boot-Users] u-boot 1.1.1 & Intel LXT972A

[Knowledge Seeker]

Please see below

--- "VanBaren, Gerald (AGRE)" <Gerald.VanBaren at smiths-aerospace.com>
wrote:
> 
> > -----Original Message-----
> > From: u-boot-users-admin at lists.sourceforge.net
> > [mailto:u-boot-users-admin at lists.sourceforge.net]On Behalf Of
> > Knowledge
> > Seeker
> > Sent: Tuesday, July 20, 2004 7:39 PM
> > To: Wolfgang Denk; U-Boot List
> > Subject: Re: [U-Boot-Users] u-boot 1.1.1 & Intel LXT972A
> >
> >
> > Wolfgang writes "I recommend to check your clocks (both in
> software
> > and in hardware)"
> >
> > I am a newbie, so please help me out
> >
> > - For hardware clock, need to check MDIO clock signal and it
> should be
> > at 2.5 MHz ? (is this what I ask my hardware guy)
> 
> It should be 25MHz for 100bT.  It may be 2.5MHz if you are
> connecting to a 10bT switch/hub.
> 
> > - For software clock, I am looking at cpu/mpc8xx/fec.c file
> (around
> > line # 385), line is
> >
> > fecp->fec_mii_speed = ((bd->bi_intfreq + 4999999) / 5000000) << 1;
> >
> > which evaluates to 2, is this suppose to evaluate 2.5 MHz ?
> >
> > Please explain, so that I can clear my concept and solve my
> problem.
> >
> > Abu Sana
> 
> No, wrong clock.  The MII speed is for the control of the PHY chip,
> not the data path.  We are assuming you can read and write registers
> on the PHY chip (you can, right?) which implies the MII clock and
> data lines are configured OK.
> 
> You need to make sure the clock signal generated by the PHY chip
> goes into your processor on the correct pin (and is the proper
> frequency and decent waveform, see above) and that the pin on the
> chip is configured properly as a clock input.

So far varified.

> In addition, you need to verify you are configuring the FEC to use
> that clock for its ethernet clock (I'm assuming this is configurable
> like the 82xx).

Please explain what you mean. We have 852T as the CPU and there is
only one clock.

> gvb
> 
> > --- Wolfgang Denk <wd at denx.de> wrote:
> > > Hello <???>,
> > >
> > > [a realname would definitely be fine.]
> > >
> > > In message <20040720183933.63696.qmail at web50502.mail.yahoo.com>
> you
> > > wrote:
> > >> I have LXT972A on 852T. From u-boot, I have set mac, ip and
> > netmask.
> > >> When I try to ping a ip address on LAN. I get "TX timeout"
> > >
> > > In nearly all cases of "TX timeout" I've seen so far the problem
> was
> > > cased by bad clocks; I recommend to check your clocks (both in
> > > software and in hardware).
> > >
> > > Best regards,
> > >
> > > Wolfgang Denk
> > >
> > > --
> > > Software Engineering: Embedded and Realtime Systems, Embedded
> Linux
> > > Phone: (+49)-8142-4596-87  Fax: (+49)-8142-4596-88  Email:
> > wd at denx.de
> > > In C we had to code our own bugs, in C++ we can inherit them.
> 
> 
> 
> ******************************************
> The information contained in, or attached to, this e-mail, may
> contain confidential information and is intended solely for the use
> of the individual or entity to whom they are addressed and may be
> subject to legal privilege.  If you have received this e-mail in
> error you should notify the sender immediately by reply e-mail,
> delete the message from your system and notify your system manager. 
> Please do not copy it for any purpose, or disclose its contents to
> any other person.  The views or opinions presented in this e-mail
> are solely those of the author and do not necessarily represent
> those of the company.  The recipient should check this e-mail and
> any attachments for the presence of viruses.  The company accepts no
> liability for any damage caused, directly or indirectly, by any
> virus transmitted in this email.
> ******************************************
> 
> 
> -------------------------------------------------------
> This SF.Net email is sponsored by BEA Weblogic Workshop
> FREE Java Enterprise J2EE developer tools!
> Get your free copy of BEA WebLogic Workshop 8.1 today.
> http://ads.osdn.com/?ad_idG21&alloc_id040&op=click
> _______________________________________________
> U-Boot-Users mailing list
> U-Boot-Users at lists.sourceforge.net
> https://lists.sourceforge.net/lists/listinfo/u-boot-users
>