[U-Boot-Users] Bug in AT91RM9200: icache not enabled!
steven.scholz at imc-berlin.de
Sun Mar 13 17:00:29 CET 2005
>>while finding out why the loading of my FPGA takes so long with the latest CVS
>>version of U-Boot I noticed that the icache for the AT91RM9200 is not enabled
>>although icache_enable() is called in cpu/at91rm9200/start.S:
>>Please comment on this. I am willing to sent appropriate patches.
> Please send a patch so I can test how it works.
* Patch by Steven Scholz, 13 March 2005:
fix cache enabling for AT91RM9200
Please remove the line
orr r0, r0, #0x00000004 @ set bit 3 (C) D-Cache
if we don't need the data cache for the AT91RM9200. I am not sure if they will
help for CRCs or unzipping...
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
More information about the U-Boot