[U-Boot] [PATCH v3 02/16] FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.

[Wolfgang Denk]

Dear Kumar Gala,

In message <1219274578-30322-2-git-send-email-galak at kernel.crashing.org> you wrote:
> Signed-off-by: James Yang <James.Yang at freescale.com>
> Signed-off-by: Jon Loeliger <jdl at freescale.com>
> Signed-off-by: Becky Bruce <becky.bruce at freescale.com>
> Signed-off-by: Ed Swarthout <Ed.Swarthout at freescale.com>
> Signed-off-by: Kumar Gala <galak at kernel.crashing.org>
> ---
>  cpu/mpc85xx/Makefile               |    9 +
>  cpu/mpc86xx/Makefile               |    4 +
>  cpu/mpc8xxx/Makefile               |   29 +
>  cpu/mpc8xxx/common_timing_params.h |   55 ++
>  cpu/mpc8xxx/ddr2_dimm_params.h     |   86 +++
>  cpu/mpc8xxx/fsl_ddr_ctrl.c         | 1002 +++++++++++++++++++++++++++++++
>  cpu/mpc8xxx/fsl_ddr_sdram.c        | 1134 ++++++++++++++++++++++++++++++++++++
>  cpu/mpc8xxx/fsl_ddr_sdram.h        |   90 +++
>  cpu/mpc8xxx/fsl_memctrl.h          |   44 ++
>  cpu/mpc8xxx/fsl_util.c             |   59 ++
>  cpu/mpc8xxx/memctl_options.h       |   85 +++
>  11 files changed, 2597 insertions(+), 0 deletions(-)
>  create mode 100644 cpu/mpc8xxx/Makefile
>  create mode 100644 cpu/mpc8xxx/common_timing_params.h
>  create mode 100644 cpu/mpc8xxx/ddr2_dimm_params.h
>  create mode 100644 cpu/mpc8xxx/fsl_ddr_ctrl.c
>  create mode 100644 cpu/mpc8xxx/fsl_ddr_sdram.c
>  create mode 100644 cpu/mpc8xxx/fsl_ddr_sdram.h
>  create mode 100644 cpu/mpc8xxx/fsl_memctrl.h
>  create mode 100644 cpu/mpc8xxx/fsl_util.c
>  create mode 100644 cpu/mpc8xxx/memctl_options.h

Applied, thanks.

Best regards,

Wolfgang Denk

-- 
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de
I had the rare misfortune of being one of the first people to try and
implement a PL/1 compiler.                             -- T. Cheatham