[U-Boot] [PATCH] fsl-ddr: Fix two bugs in the ddr infrastructure

Kim Phillips kim.phillips at freescale.com
Tue Feb 24 21:33:28 CET 2009


On Tue, 24 Feb 2009 04:24:29 -0700
"Liu Dave-R63238" <DaveLiu at freescale.com> wrote:

> Kim,
> 
> If not any objection for the patch, 
> Could you pick it up to 83xx tree to go main tree.

no, this must go through either Andy or jdl, since it affects code mpc8
[56]xx use, and not mpc83xx.

> >  	rd_to_pre = picos_to_mclk(common_dimm->tRTP_ps);
> > +#if defined(CONFIG_FSL_DDR2)
> > +	rd_to_pre += additive_latency;
> > +#endif

btw Jocke fixed this up differently, and addressed the issue in a
different thread.  Want to work on getting his ack before attempting to
apply this?

Kim


More information about the U-Boot mailing list