No subject


Fri Jan 23 11:48:37 CET 2009


....PCIE link error.  Skipping scan.LTSSM=0x00

from table Table 18-109, the controller doesn't detect any activity on the
bus.

I proceed trying to check in the HW for any activity in the PCIe bus. I
don't see any activity in the bus from any of the processors. Both
controller are getting the clock, and apart the PCIe detection both
processor are working an proceed the booting stage.

Is there any configuration missing in u-boot for the PCIe configuration?

Does anyone has any clue/hint to aid in the debugging process of the PCIe
interface either for the SW and HW side?

Thanks in advance,

Antonio

--0015174c3ffcbfe91004a626e666--


More information about the U-Boot mailing list