[U-Boot] [PATCH V2 2/5] ARM: Add Support for Marvell Pantheon Familiy SoCs
Lei Wen
adrian.wenl at gmail.com
Wed Jan 26 03:01:12 CET 2011
Hi Wolfgang,
On Wed, Jan 26, 2011 at 5:32 AM, Wolfgang Denk <wd at denx.de> wrote:
> Dear Lei Wen,
>
> In message <1294632087-8025-3-git-send-email-leiwen at marvell.com> you wrote:
>> Pantheon Family processors are highly integrated SoCs
>> based on Sheeva_88SV331x-v5 PJ1 cpu core.
>> Ref:
>> http://www.marvell.com/products/processors/communications/marvell_pantheon_910_920_pb.pdf
>>
>> SoC versions Supported:
>> 1) PANTHEON920 (TD)
>> 2) PANTHEON910 (TTC)
>>
>> Signed-off-by: Lei Wen <leiwen at marvell.com>
> ...
>> +int dram_init(void)
>> +{
> ...
>> + for (; i < CONFIG_NR_DRAM_BANKS; i++) {
>> + /* If above loop terminated prematurely, we need to set
>> + * remaining banks' start address & size as 0. Otherwise other
>> + * u-boot functions and Linux kernel gets wrong values which
>> + * could result in crash */
>
> Incorrect multiline comment style.
>
This already fix in the v6 patch...
http://patchwork.ozlabs.org/patch/80305/
>> +/* For preventing risk of instability in reading counter value,
>> + * first set read request to register cvwr and then read same
>> + * register after it captures counter value.
>> + */
>
> Ditto. Please fix globally.
>
>> + writel(COUNT_RD_REQ, &panthtimers->cvwr);
>> + while (loop--);
>
> Please write:
>
> while (loop--)
> ;
Fixed...
>
> But then - are you sure the compiler does not optimize this out? You
> probably want to use __udelay() instead.
More information about the U-Boot
mailing list