[U-Boot] [PATCH 3/7] arm: dra7xx: clock: Add the dplls data

[Tom Rini]

On Wed, Feb 13, 2013 at 12:59:05PM +0530, Lokesh Vutla wrote:
> A new DPLL DDR is added in DRA7XX socs. Now clocks to
> EMIF CD is from DPLL DDR. So DPLL DDR should be locked
> before initializing RAM.
> Also adding other dpll data which are different from OMAP5 ES2.0.
> SYS_CLK running at 20MHz is introduced in DRA7xx socs.
> 
> Signed-off-by: Lokesh Vutla <lokeshvutla at ti.com>
> Signed-off-by: R Sricharan <r.sricharan at ti.com>

Reviewed-by: Tom Rini <trini at ti.com>

-- 
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20130215/fccab4a3/attachment.pgp>