[U-Boot] [PATCH] powerpc/serdes: Add the workaround for erratum A-007186

[York Sun]

On 05/28/2014 01:48 AM, Shaveta Leekha wrote:
> SerDes PLL is calibrated at reset. When the junction temperature
> delta from the time the PLL is calibrated exceeds +56C/-66C,
> jitter may increase and can cause PLL to unlock.
> 
> This workaround overwrite the SerDes registers with new values,
> to calibrate SerDes registers.
> These values are known to work fine for all temperature ranges.
> 
> This workaround is valid for B4, T4 and T2 platforms, so
> added in their config.
> 
> Signed-off-by: Shaveta Leekha <shaveta at freescale.com>
> Signed-off-by: Poonam Aggrwal <Poonam.Aggrwal at freescale.com>
> ---


Applied to u-boot-mpc85xx. Sorry for the late notice.

York