[U-Boot] [PATCH] iMX6: Disable the L2 before chaning the PL310 latency

Stefano Babic sbabic at denx.de
Tue Sep 9 16:31:13 CEST 2014


On 20/08/2014 11:18, Ye.Li wrote:
> From: "Ye.Li" <Ye.Li at freescale.com>
> 
> The Latency parameters of PL310 Tag RAM latency control register and
> Data RAM Latency control register are set in L2 cache enable. And
> setting these registers must have PL310 NOT enabled.
> 
> But when using Plugin mode boot, the PL310 is enabled by bootrom.
> The patch disables the PL310 before applying this setting.
> 
> Signed-off-by: Ye.Li <Ye.Li at freescale.com>
> ---

Applied to u-boot-imx, thanks !

Best regards,
Stefano Babic


-- 
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================


More information about the U-Boot mailing list