[U-Boot] [PATCH 07/10] sunxi: Add support for Allwinner A83T DRAM

Hans de Goede hdegoede at redhat.com
Fri Nov 13 18:25:25 CET 2015


Hi,

On 12-11-15 19:09, Vishnu Patekar wrote:
> Add support for A83T dram. Register are different from sun8i A33.
> init code is similar to A33 dram init.
> hope we'll shift duplicate code in dram_sun8i_*
> to dram helper in future.
>
> Signed-off-by: Vishnu Patekar <vishnupatekar0510 at gmail.com>

This one looks good as is.

Regards,

Hans

> ---
>   arch/arm/cpu/armv7/sunxi/Makefile                 |   2 +
>   arch/arm/cpu/armv7/sunxi/dram_sun8i_a83t.c        | 424 ++++++++++++++++++++++
>   arch/arm/include/asm/arch-sunxi/dram.h            |   2 +
>   arch/arm/include/asm/arch-sunxi/dram_sun8i_a83t.h | 201 ++++++++++
>   4 files changed, 629 insertions(+)
>   create mode 100644 arch/arm/cpu/armv7/sunxi/dram_sun8i_a83t.c
>   create mode 100644 arch/arm/include/asm/arch-sunxi/dram_sun8i_a83t.h
>
> diff --git a/arch/arm/cpu/armv7/sunxi/Makefile b/arch/arm/cpu/armv7/sunxi/Makefile
> index 3c9fed3..c558016 100644
> --- a/arch/arm/cpu/armv7/sunxi/Makefile
> +++ b/arch/arm/cpu/armv7/sunxi/Makefile
> @@ -54,5 +54,7 @@ obj-$(CONFIG_MACH_SUN6I)	+= dram_sun6i.o
>   obj-$(CONFIG_MACH_SUN7I)	+= dram_sun4i.o
>   obj-$(CONFIG_MACH_SUN8I_A23)	+= dram_sun8i_a23.o
>   obj-$(CONFIG_MACH_SUN8I_A33)	+= dram_sun8i_a33.o
> +obj-$(CONFIG_MACH_SUN8I_A83T)	+= dram_sun8i_a83t.o
> +
>   obj-y	+= fel_utils.o
>   endif
> diff --git a/arch/arm/cpu/armv7/sunxi/dram_sun8i_a83t.c b/arch/arm/cpu/armv7/sunxi/dram_sun8i_a83t.c
> new file mode 100644
> index 0000000..d757e40
> --- /dev/null
> +++ b/arch/arm/cpu/armv7/sunxi/dram_sun8i_a83t.c
> @@ -0,0 +1,424 @@
> +/*
> + * Sun8i a33 platform dram controller init.
> + *
> + * (C) Copyright 2007-2015 Allwinner Technology Co.
> + *                         Jerry Wang <wangflord at allwinnertech.com>
> + * (C) Copyright 2015      Vishnu Patekar <vishnupatekar0510 at gmail.com>
> + * (C) Copyright 2015      Hans de Goede <hdegoede at redhat.com>
> + *
> + * SPDX-License-Identifier:	GPL-2.0+
> + */
> +#include <common.h>
> +#include <errno.h>
> +#include <asm/io.h>
> +#include <asm/arch/clock.h>
> +#include <asm/arch/dram.h>
> +#include <asm/arch/prcm.h>
> +
> +#define DRAM_CLK_MUL 2
> +#define DRAM_CLK_DIV 1
> +
> +struct dram_para {
> +	u8 cs1;
> +	u8 seq;
> +	u8 bank;
> +	u8 rank;
> +	u8 rows;
> +	u8 bus_width;
> +	u16 page_size;
> +};
> +
> +static void mctl_set_cr(struct dram_para *para)
> +{
> +	struct sunxi_mctl_com_reg * const mctl_com =
> +			(struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE;
> +
> +	writel(MCTL_CR_CS1_CONTROL(para->cs1) | MCTL_CR_UNKNOWN |
> +		MCTL_CR_CHANNEL(1) | MCTL_CR_DDR3 |
> +		(para->seq ? MCTL_CR_SEQUENCE : 0) |
> +		((para->bus_width == 16) ? MCTL_CR_BUSW16 : MCTL_CR_BUSW8) |
> +		MCTL_CR_PAGE_SIZE(para->page_size) | MCTL_CR_ROW(para->rows) |
> +		MCTL_CR_BANK(para->bank) | MCTL_CR_RANK(para->rank),
> +		&mctl_com->cr);
> +}
> +
> +static void auto_detect_dram_size(struct dram_para *para)
> +{
> +	u8 orig_rank = para->rank;
> +	int rows, columns;
> +
> +	/* Row detect */
> +	para->page_size = 512;
> +	para->seq = 1;
> +	para->rows = 16;
> +	para->rank = 1;
> +	mctl_set_cr(para);
> +	for (rows = 11 ; rows < 16 ; rows++) {
> +		if (mctl_mem_matches(1 << (rows + 9))) /* row-column */
> +			break;
> +	}
> +
> +	/* Column (page size) detect */
> +	para->rows = 11;
> +	para->page_size = 8192;
> +	mctl_set_cr(para);
> +	for (columns = 9 ; columns < 13 ; columns++) {
> +		if (mctl_mem_matches(1 << columns))
> +			break;
> +	}
> +
> +	para->seq = 0;
> +	para->rank = orig_rank;
> +	para->rows = rows;
> +	para->page_size = 1 << columns;
> +	mctl_set_cr(para);
> +}
> +
> +static inline int ns_to_t(int nanoseconds)
> +{
> +	const unsigned int ctrl_freq =
> +		CONFIG_DRAM_CLK * DRAM_CLK_MUL / DRAM_CLK_DIV;
> +
> +	return (ctrl_freq * nanoseconds + 999) / 1000;
> +}
> +
> +static void auto_set_timing_para(struct dram_para *para)
> +{
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +		(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +	u32 reg_val;
> +
> +	u8 tccd		= 2;
> +	u8 tfaw		= ns_to_t(50);
> +	u8 trrd		= max(ns_to_t(10), 4);
> +	u8 trcd		= ns_to_t(15);
> +	u8 trc		= ns_to_t(53);
> +	u8 txp		= max(ns_to_t(8), 3);
> +	u8 twtr		= max(ns_to_t(8), 4);
> +	u8 trtp		= max(ns_to_t(8), 4);
> +	u8 twr		= max(ns_to_t(15), 3);
> +	u8 trp		= ns_to_t(15);
> +	u8 tras		= ns_to_t(38);
> +
> +	u16 trefi	= ns_to_t(7800) / 32;
> +	u16 trfc	= ns_to_t(350);
> +
> +	/* Fixed timing parameters */
> +	u8 tmrw		= 0;
> +	u8 tmrd		= 4;
> +	u8 tmod		= 12;
> +	u8 tcke		= 3;
> +	u8 tcksrx	= 5;
> +	u8 tcksre	= 5;
> +	u8 tckesr	= 4;
> +	u8 trasmax	= 24;
> +	u8 tcl		= 6; /* CL 12 */
> +	u8 tcwl		= 4; /* CWL 8 */
> +	u8 t_rdata_en	= 4;
> +	u8 wr_latency	= 2;
> +
> +	u32 tdinit0	= (500 * CONFIG_DRAM_CLK) + 1;		/* 500us */
> +	u32 tdinit1	= (360 * CONFIG_DRAM_CLK) / 1000 + 1;	/* 360ns */
> +	u32 tdinit2	= (200 * CONFIG_DRAM_CLK) + 1;		/* 200us */
> +	u32 tdinit3	= (1 * CONFIG_DRAM_CLK) + 1;		/* 1us */
> +
> +	u8 twtp		= tcwl + 2 + twr;	/* WL + BL / 2 + tWR */
> +	u8 twr2rd	= tcwl + 2 + twtr;	/* WL + BL / 2 + tWTR */
> +	u8 trd2wr	= tcl + 2 + 1 - tcwl;	/* RL + BL / 2 + 2 - WL */
> +
> +	/* Set work mode register */
> +	mctl_set_cr(para);
> +	/* Set mode register */
> +	writel(MCTL_MR0, &mctl_ctl->mr0);
> +	writel(MCTL_MR1, &mctl_ctl->mr1);
> +	writel(MCTL_MR2, &mctl_ctl->mr2);
> +	writel(MCTL_MR3, &mctl_ctl->mr3);
> +	/* Set dram timing */
> +	reg_val = (twtp << 24) | (tfaw << 16) | (trasmax << 8) | (tras << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg0);
> +	reg_val = (txp << 16) | (trtp << 8) | (trc << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg1);
> +	reg_val = (tcwl << 24) | (tcl << 16) | (trd2wr << 8) | (twr2rd << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg2);
> +	reg_val = (tmrw << 16) | (tmrd << 12) | (tmod << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg3);
> +	reg_val = (trcd << 24) | (tccd << 16) | (trrd << 8) | (trp << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg4);
> +	reg_val = (tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | (tcke << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg5);
> +	/* Set two rank timing and exit self-refresh timing */
> +	reg_val = readl(&mctl_ctl->dramtmg8);
> +	reg_val &= ~(0xff << 8);
> +	reg_val &= ~(0xff << 0);
> +	reg_val |= (0x33 << 8);
> +	reg_val |= (0x8 << 0);
> +	writel(reg_val, &mctl_ctl->dramtmg8);
> +	/* Set phy interface time */
> +	reg_val = (0x2 << 24) | (t_rdata_en << 16) | (0x1 << 8)
> +			| (wr_latency << 0);
> +	/* PHY interface write latency and read latency configure */
> +	writel(reg_val, &mctl_ctl->pitmg0);
> +	/* Set phy time  PTR0-2 use default */
> +	writel(((tdinit0 << 0) | (tdinit1 << 20)), &mctl_ctl->ptr3);
> +	writel(((tdinit2 << 0) | (tdinit3 << 20)), &mctl_ctl->ptr4);
> +	/* Set refresh timing */
> +	reg_val = (trefi << 16) | (trfc << 0);
> +	writel(reg_val, &mctl_ctl->rfshtmg);
> +}
> +
> +static void mctl_set_pir(u32 val)
> +{
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +		(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +
> +	writel(val, &mctl_ctl->pir);
> +	mctl_await_completion(&mctl_ctl->pgsr0, 0x1, 0x1);
> +}
> +
> +static void mctl_data_train_cfg(struct dram_para *para)
> +{
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +		(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +
> +	if (para->rank == 2)
> +		clrsetbits_le32(&mctl_ctl->dtcr, 0x3 << 24, 0x3 << 24);
> +	else
> +		clrsetbits_le32(&mctl_ctl->dtcr, 0x3 << 24, 0x1 << 24);
> +}
> +
> +static int mctl_train_dram(struct dram_para *para)
> +{
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +		(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +
> +	mctl_data_train_cfg(para);
> +	mctl_set_pir(0x5f3);
> +
> +	return ((readl(&mctl_ctl->pgsr0) >> 20) & 0xff) ? -EIO : 0;
> +}
> +
> +static void set_master_priority(void)
> +{
> +	writel(0x00a0000d, MCTL_MASTER_CFG0(0));
> +	writel(0x00500064, MCTL_MASTER_CFG1(0));
> +	writel(0x07000009, MCTL_MASTER_CFG0(1));
> +	writel(0x00000600, MCTL_MASTER_CFG1(1));
> +	writel(0x01000009, MCTL_MASTER_CFG0(3));
> +	writel(0x00000064, MCTL_MASTER_CFG1(3));
> +	writel(0x08000009, MCTL_MASTER_CFG0(4));
> +	writel(0x00000640, MCTL_MASTER_CFG1(4));
> +	writel(0x20000308, MCTL_MASTER_CFG0(8));
> +	writel(0x00001000, MCTL_MASTER_CFG1(8));
> +	writel(0x02800009, MCTL_MASTER_CFG0(9));
> +	writel(0x00000100, MCTL_MASTER_CFG1(9));
> +	writel(0x01800009, MCTL_MASTER_CFG0(5));
> +	writel(0x00000100, MCTL_MASTER_CFG1(5));
> +	writel(0x01800009, MCTL_MASTER_CFG0(7));
> +	writel(0x00000100, MCTL_MASTER_CFG1(7));
> +	writel(0x00640009, MCTL_MASTER_CFG0(6));
> +	writel(0x00000032, MCTL_MASTER_CFG1(6));
> +	writel(0x0100000d, MCTL_MASTER_CFG0(2));
> +	writel(0x00500080, MCTL_MASTER_CFG1(2));
> +}
> +
> +static int mctl_channel_init(struct dram_para *para)
> +{
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +		(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +	struct sunxi_mctl_com_reg * const mctl_com =
> +		(struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE;
> +	u32 low_data_lines_status;  /* Training status of datalines 0 - 7 */
> +	u32 high_data_lines_status; /* Training status of datalines 8 - 15 */
> +	u32 i, rval;
> +
> +	auto_set_timing_para(para);
> +
> +	/* Set dram master access priority */
> +	writel(0x000101a0, &mctl_com->bwcr);
> +	/* set cpu high priority */
> +	writel(0x1, &mctl_com->mapr);
> +	set_master_priority();
> +	udelay(250);
> +
> +	/* Disable dram VTC */
> +	clrbits_le32(&mctl_ctl->pgcr0, 0x3f << 0 | 0x1 << 30);
> +	clrsetbits_le32(&mctl_ctl->pgcr1, 0x1 << 24, 0x1 << 26);
> +
> +	writel(0x94be6fa3, MCTL_PROTECT);
> +	udelay(100);
> +	clrsetbits_le32(MX_UPD2, 0xfff << 16, 0x50 << 26);
> +	writel(0x0, MCTL_PROTECT);
> +	udelay(100);
> +
> +
> +	/* Set ODT */
> +	if (IS_ENABLED(CONFIG_DRAM_ODT_EN))
> +		rval = 0x0;
> +	else
> +		rval = 0x2;
> +
> +	for (i = 0 ; i < 11 ; i++) {
> +		clrsetbits_le32(DATX0IOCR(i), (0x3 << 24) | (0x3 << 16),
> +				rval << 24);
> +		clrsetbits_le32(DATX1IOCR(i), (0x3 << 24) | (0x3 << 16),
> +				rval << 24);
> +		clrsetbits_le32(DATX2IOCR(i), (0x3 << 24) | (0x3 << 16),
> +				rval << 24);
> +		clrsetbits_le32(DATX3IOCR(i), (0x3 << 24) | (0x3 << 16),
> +				rval << 24);
> +	}
> +
> +	for (i = 0; i < 31; i++)
> +		clrsetbits_le32(CAIOCR(i), 0x3 << 26 | 0x3 << 16, 0x2 << 26);
> +
> +	/* set PLL configuration */
> +	if (CONFIG_DRAM_CLK >= 480)
> +		setbits_le32(&mctl_ctl->pllgcr, 0x1 << 19);
> +	else
> +		setbits_le32(&mctl_ctl->pllgcr, 0x3 << 19);
> +
> +	/* Auto detect dram config, set 2 rank and 16bit bus-width */
> +	para->cs1 = 0;
> +	para->rank = 2;
> +	para->bus_width = 16;
> +	mctl_set_cr(para);
> +
> +	/* Open DQS gating */
> +	clrbits_le32(&mctl_ctl->pgcr2, (0x3 << 6));
> +	clrbits_le32(&mctl_ctl->dqsgmr, (0x1 << 8) | (0x7));
> +
> +	if (readl(&mctl_com->cr) & 0x1)
> +		writel(0x00000303, &mctl_ctl->odtmap);
> +	else
> +		writel(0x00000201, &mctl_ctl->odtmap);
> +
> +	mctl_data_train_cfg(para);
> +	/* ZQ calibration */
> +	clrsetbits_le32(ZQnPR(0), 0x000000ff, CONFIG_DRAM_ZQ & 0xff);
> +	clrsetbits_le32(ZQnPR(1), 0x000000ff, (CONFIG_DRAM_ZQ >> 8) & 0xff);
> +	/* CA calibration */
> +	mctl_set_pir(0x0201f3 | 0x1<<10);
> +
> +	/* DQS gate training */
> +	if (mctl_train_dram(para) != 0) {
> +		low_data_lines_status  = (readl(DXnGSR0(0)) >> 24) & 0x03;
> +		high_data_lines_status = (readl(DXnGSR0(1)) >> 24) & 0x03;
> +
> +		if (low_data_lines_status == 0x3)
> +			return -EIO;
> +
> +		/* DRAM has only one rank */
> +		para->rank = 1;
> +		mctl_set_cr(para);
> +
> +		if (low_data_lines_status == high_data_lines_status)
> +			goto done; /* 16 bit bus, 1 rank */
> +
> +		if (!(low_data_lines_status & high_data_lines_status)) {
> +			/* Retry 16 bit bus-width with CS1 set */
> +			para->cs1 = 1;
> +			mctl_set_cr(para);
> +			if (mctl_train_dram(para) == 0)
> +				goto done;
> +		}
> +
> +		/* Try 8 bit bus-width */
> +		writel(0x0, DXnGCR0(1)); /* Disable high DQ */
> +		para->cs1 = 0;
> +		para->bus_width = 8;
> +		mctl_set_cr(para);
> +		if (mctl_train_dram(para) != 0)
> +			return -EIO;
> +	}
> +done:
> +	/* Check the dramc status */
> +	mctl_await_completion(&mctl_ctl->statr, 0x1, 0x1);
> +
> +	/* Close DQS gating */
> +	setbits_le32(&mctl_ctl->pgcr2, 0x3 << 6);
> +
> +	/* set PGCR3,CKE polarity */
> +	writel(0x00aa0060, &mctl_ctl->pgcr3);
> +	/* Enable master access */
> +	writel(0xffffffff, &mctl_com->maer);
> +
> +	return 0;
> +}
> +
> +static void mctl_sys_init(struct dram_para *para)
> +{
> +	struct sunxi_ccm_reg * const ccm =
> +			(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +			(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +
> +	clrbits_le32(&ccm->mbus_clk_cfg, MBUS_CLK_GATE);
> +	clrbits_le32(&ccm->mbus_reset, CCM_MBUS_RESET_RESET);
> +	clrbits_le32(&ccm->ahb_gate0, 1 << AHB_GATE_OFFSET_MCTL);
> +	clrbits_le32(&ccm->ahb_reset0_cfg, 1 << AHB_RESET_OFFSET_MCTL);
> +	clrbits_le32(&ccm->pll5_cfg, CCM_PLL5_CTRL_EN);
> +	clrbits_le32(&ccm->dram_clk_cfg, 0x01<<31);
> +
> +	clock_set_pll5(CONFIG_DRAM_CLK * 1000000 * DRAM_CLK_MUL);
> +
> +	clrsetbits_le32(&ccm->dram_clk_cfg, CCM_DRAMCLK_CFG_DIV_MASK,
> +			CCM_DRAMCLK_CFG_DIV(DRAM_CLK_DIV) |
> +			CCM_DRAMCLK_CFG_RST | CCM_DRAMCLK_CFG_UPD);
> +	mctl_await_completion(&ccm->dram_clk_cfg, CCM_DRAMCLK_CFG_UPD, 0);
> +
> +	setbits_le32(&ccm->ahb_reset0_cfg, 1 << 14);
> +	setbits_le32(&ccm->ahb_gate0, 1 << AHB_GATE_OFFSET_MCTL);
> +	setbits_le32(&ccm->mbus_reset, CCM_MBUS_RESET_RESET);
> +	setbits_le32(&ccm->mbus_clk_cfg, MBUS_CLK_GATE);
> +
> +	setbits_le32(&ccm->ahb_reset0_cfg, 1 << AHB_RESET_OFFSET_MCTL);
> +	setbits_le32(&ccm->ahb_gate0, 1 << AHB_GATE_OFFSET_MCTL);
> +	setbits_le32(&ccm->mbus_reset, CCM_MBUS_RESET_RESET);
> +	setbits_le32(&ccm->mbus_clk_cfg, MBUS_CLK_GATE);
> +
> +	/* Set dram master access priority */
> +	writel(0x0000e00f, &mctl_ctl->clken);	/* normal */
> +
> +	udelay(250);
> +}
> +
> +unsigned long sunxi_dram_init(void)
> +{
> +	struct sunxi_mctl_com_reg * const mctl_com =
> +			(struct sunxi_mctl_com_reg *)SUNXI_DRAM_COM_BASE;
> +	struct sunxi_mctl_ctl_reg * const mctl_ctl =
> +			(struct sunxi_mctl_ctl_reg *)SUNXI_DRAM_CTL0_BASE;
> +
> +	struct dram_para para = {
> +		.cs1 = 0,
> +		.bank = 1,
> +		.rank = 1,
> +		.rows = 15,
> +		.bus_width = 16,
> +		.page_size = 2048,
> +	};
> +
> +	setbits_le32(SUNXI_PRCM_BASE + 0x1e0, 0x1 << 8);
> +
> +	writel(0, (SUNXI_PRCM_BASE + 0x1e8));
> +	udelay(10);
> +
> +	mctl_sys_init(&para);
> +
> +	if (mctl_channel_init(&para) != 0)
> +		return 0;
> +
> +	auto_detect_dram_size(&para);
> +
> +	/* Enable master software clk */
> +	writel(readl(&mctl_com->swonr) | 0x3ffff, &mctl_com->swonr);
> +
> +	/* Set DRAM ODT MAP */
> +	if (para.rank == 2)
> +		writel(0x00000303, &mctl_ctl->odtmap);
> +	else
> +		writel(0x00000201, &mctl_ctl->odtmap);
> +
> +	return para.page_size * (para.bus_width / 8) *
> +		(1 << (para.bank + para.rank + para.rows));
> +}
> diff --git a/arch/arm/include/asm/arch-sunxi/dram.h b/arch/arm/include/asm/arch-sunxi/dram.h
> index 273f80f..bfe06a8 100644
> --- a/arch/arm/include/asm/arch-sunxi/dram.h
> +++ b/arch/arm/include/asm/arch-sunxi/dram.h
> @@ -22,6 +22,8 @@
>   #include <asm/arch/dram_sun8i_a23.h>
>   #elif defined(CONFIG_MACH_SUN8I_A33)
>   #include <asm/arch/dram_sun8i_a33.h>
> +#elif defined(CONFIG_MACH_SUN8I_A83T)
> +#include <asm/arch/dram_sun8i_a83t.h>
>   #else
>   #include <asm/arch/dram_sun4i.h>
>   #endif
> diff --git a/arch/arm/include/asm/arch-sunxi/dram_sun8i_a83t.h b/arch/arm/include/asm/arch-sunxi/dram_sun8i_a83t.h
> new file mode 100644
> index 0000000..2891b71
> --- /dev/null
> +++ b/arch/arm/include/asm/arch-sunxi/dram_sun8i_a83t.h
> @@ -0,0 +1,201 @@
> +/*
> + * Sun8i platform dram controller register and constant defines
> + *
> + * (C) Copyright 2007-2015 Allwinner Technology Co.
> + *                         Jerry Wang <wangflord at allwinnertech.com>
> + * (C) Copyright 2015      Vishnu Patekar <vishnupatekar0510 at gmail.com>
> + * (C) Copyright 2014-2015 Hans de Goede <hdegoede at redhat.com>
> + *
> + * SPDX-License-Identifier:	GPL-2.0+
> + */
> +
> +#ifndef _SUNXI_DRAM_SUN8I_A83T_H
> +#define _SUNXI_DRAM_SUN8I_A83T_H
> +
> +struct sunxi_mctl_com_reg {
> +	u32 cr;			/* 0x00 */
> +	u32 ccr;		/* 0x04 controller configuration register */
> +	u32 dbgcr;		/* 0x08 */
> +	u8 res0[0x4];		/* 0x0c */
> +	u32 mcr0_0;		/* 0x10 */
> +	u32 mcr1_0;		/* 0x14 */
> +	u32 mcr0_1;		/* 0x18 */
> +	u32 mcr1_1;		/* 0x1c */
> +	u32 mcr0_2;		/* 0x20 */
> +	u32 mcr1_2;		/* 0x24 */
> +	u32 mcr0_3;		/* 0x28 */
> +	u32 mcr1_3;		/* 0x2c */
> +	u32 mcr0_4;		/* 0x30 */
> +	u32 mcr1_4;		/* 0x34 */
> +	u32 mcr0_5;		/* 0x38 */
> +	u32 mcr1_5;		/* 0x3c */
> +	u32 mcr0_6;		/* 0x40 */
> +	u32 mcr1_6;		/* 0x44 */
> +	u32 mcr0_7;		/* 0x48 */
> +	u32 mcr1_7;		/* 0x4c */
> +	u32 mcr0_8;		/* 0x50 */
> +	u32 mcr1_8;		/* 0x54 */
> +	u32 mcr0_9;		/* 0x58 */
> +	u32 mcr1_9;		/* 0x5c */
> +	u32 mcr0_10;		/* 0x60 */
> +	u32 mcr1_10;		/* 0x64 */
> +	u32 mcr0_11;		/* 0x68 */
> +	u32 mcr1_11;		/* 0x6c */
> +	u32 mcr0_12;		/* 0x70 */
> +	u32 mcr1_12;		/* 0x74 */
> +	u32 mcr0_13;		/* 0x78 */
> +	u32 mcr1_13;		/* 0x7c */
> +	u32 mcr0_14;		/* 0x80 */
> +	u32 mcr1_14;		/* 0x84 */
> +	u32 mcr0_15;		/* 0x88 */
> +	u32 mcr1_15;		/* 0x8c */
> +	u32 bwcr;		/* 0x90 */
> +	u32 maer;		/* 0x94 */
> +	u32 mapr;		/* 0x98 */
> +	u32 mcgcr;		/* 0x9c */
> +	u32 bwctr;		/* 0xa0 */
> +	u8 res2[0x8];		/* 0xa4 */
> +	u32 swoffr;		/* 0xac */
> +	u8 res3[0x10];		/* 0xb0 */
> +	u32 swonr;		/* 0xc0 */
> +	u8 res4[0x3c];		/* 0xc4 */
> +	u32 mdfscr;		/* 0x100 */
> +	u32 mdfsmer;		/* 0x104 */
> +};
> +
> +struct sunxi_mctl_ctl_reg {
> +	u32 pir;		/* 0x00 */
> +	u32 pwrctl;		/* 0x04 */
> +	u32 mrctrl0;		/* 0x08 */
> +	u32 clken;		/* 0x0c */
> +	u32 pgsr0;		/* 0x10 */
> +	u32 pgsr1;		/* 0x14 */
> +	u32 statr;		/* 0x18 */
> +	u8 res1[0x14];		/* 0x1c */
> +	u32 mr0;		/* 0x30 */
> +	u32 mr1;		/* 0x34 */
> +	u32 mr2;		/* 0x38 */
> +	u32 mr3;		/* 0x3c */
> +	u32 pllgcr;		/* 0x40 */
> +	u32 ptr0;		/* 0x44 */
> +	u32 ptr1;		/* 0x48 */
> +	u32 ptr2;		/* 0x4c */
> +	u32 ptr3;		/* 0x50 */
> +	u32 ptr4;		/* 0x54 */
> +	u32 dramtmg0;		/* 0x58 dram timing parameters register 0 */
> +	u32 dramtmg1;		/* 0x5c dram timing parameters register 1 */
> +	u32 dramtmg2;		/* 0x60 dram timing parameters register 2 */
> +	u32 dramtmg3;		/* 0x64 dram timing parameters register 3 */
> +	u32 dramtmg4;		/* 0x68 dram timing parameters register 4 */
> +	u32 dramtmg5;		/* 0x6c dram timing parameters register 5 */
> +	u32 dramtmg6;		/* 0x70 dram timing parameters register 6 */
> +	u32 dramtmg7;		/* 0x74 dram timing parameters register 7 */
> +	u32 dramtmg8;		/* 0x78 dram timing parameters register 8 */
> +	u32 odtcfg;		/* 0x7c */
> +	u32 pitmg0;		/* 0x80 */
> +	u32 pitmg1;		/* 0x84 */
> +	u8 res2[0x4];		/* 0x88 */
> +	u32 rfshctl0;		/* 0x8c */
> +	u32 rfshtmg;		/* 0x90 */
> +	u32 rfshctl1;		/* 0x94 */
> +	u32 pwrtmg;		/* 0x98 */
> +	u8  res3[0x20];		/* 0x9c */
> +	u32 dqsgmr;		/* 0xbc */
> +	u32 dtcr;		/* 0xc0 */
> +	u32 dtar0;		/* 0xc4 */
> +	u32 dtar1;		/* 0xc8 */
> +	u32 dtar2;		/* 0xcc */
> +	u32 dtar3;		/* 0xd0 */
> +	u32 dtdr0;		/* 0xd4 */
> +	u32 dtdr1;		/* 0xd8 */
> +	u32 dtmr0;		/* 0xdc */
> +	u32 dtmr1;		/* 0xe0 */
> +	u32 dtbmr;		/* 0xe4 */
> +	u32 catr0;		/* 0xe8 */
> +	u32 catr1;		/* 0xec */
> +	u32 dtedr0;		/* 0xf0 */
> +	u32 dtedr1;		/* 0xf4 */
> +	u8 res4[0x8];		/* 0xf8 */
> +	u32 pgcr0;		/* 0x100 */
> +	u32 pgcr1;		/* 0x104 */
> +	u32 pgcr2;		/* 0x108 */
> +	u32 pgcr3;		/* 0x10c */
> +	u32 iovcr0;		/* 0x110 */
> +	u32 iovcr1;		/* 0x114 */
> +	u32 dqsdr;		/* 0x118 */
> +	u32 dxccr;		/* 0x11c */
> +	u32 odtmap;		/* 0x120 */
> +	u32 zqctl0;		/* 0x124 */
> +	u32 zqctl1;		/* 0x128 */
> +	u8 res6[0x14];		/* 0x12c */
> +	u32 zqncr;		/* 0x140 zq control register 0 */
> +	u32 zqnpr;		/* 0x144 zq control register 1 */
> +	u32 zqndr;		/* 0x148 zq control register 2 */
> +	u32 zqnsr;		/* 0x14c zq status register 0 */
> +	u32 res7;		/* 0x150 zq status register 1 */
> +	u8 res8[0x6c];		/* 0x154 */
> +	u32 sched;		/* 0x1c0 */
> +	u32 perfhpr0;		/* 0x1c4 */
> +	u32 perfhpr1;		/* 0x1c8 */
> +	u32 perflpr0;		/* 0x1cc */
> +	u32 perflpr1;		/* 0x1d0 */
> +	u32 perfwr0;		/* 0x1d4 */
> +	u32 perfwr1;		/* 0x1d8 */
> +};
> +
> +
> +#define ZQnPR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000144 + 0x10 * x)
> +#define ZQnDR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000148 + 0x10 * x)
> +#define ZQnSR(x)	(SUNXI_DRAM_CTL0_BASE + 0x0000014c + 0x10 * x)
> +
> +#define DXnGTR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000340 + 0x80 * x)
> +#define DXnGCR0(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000344 + 0x80 * x)
> +#define DXnGSR0(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000348 + 0x80 * x)
> +#define DXnGSR1(x)	(SUNXI_DRAM_CTL0_BASE + 0x0000034c + 0x80 * x)
> +#define DXnGSR2(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000350 + 0x80 * x)
> +
> +#define CAIOCR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000210 + 0x4 * (x))
> +#define DXnMDLR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000300 + 0x80 * x)
> +#define DXMDLR0		(SUNXI_DRAM_CTL0_BASE + 0x00000300)
> +#define DXnLCDLR0(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000304 + 0x80 * x)
> +#define DXnLCDLR1(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000308 + 0x80 * x)
> +#define DXnLCDLR2(x)	(SUNXI_DRAM_CTL0_BASE + 0x0000030c + 0x80 * x)
> +#define DATX0IOCR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000310 + 0x4 * x)
> +#define DATX1IOCR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000390 + 0x4 * x)
> +#define DATX2IOCR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000410 + 0x4 * x)
> +#define DATX3IOCR(x)	(SUNXI_DRAM_CTL0_BASE + 0x00000490 + 0x4 * x)
> +#define MX_UPD0		(SUNXI_DRAM_CTL0_BASE + 0x00000880)
> +#define MX_UPD2		(SUNXI_DRAM_CTL0_BASE + 0x00000888)
> +
> +#define MCTL_PROTECT		(SUNXI_DRAM_COM_BASE + 0x800)
> +#define MCTL_MASTER_CFG0(x)	(SUNXI_DRAM_COM_BASE + 0x10 + 0x8 * x)
> +#define MCTL_MASTER_CFG1(x)	(SUNXI_DRAM_COM_BASE + 0x14 + 0x8 * x)
> +
> +/*
> + * DRAM common (sunxi_mctl_com_reg) register constants.
> + */
> +#define MCTL_CR_RANK_MASK		(3 << 0)
> +#define MCTL_CR_RANK(x)			(((x) - 1) << 0)
> +#define MCTL_CR_BANK_MASK		(3 << 2)
> +#define MCTL_CR_BANK(x)			((x) << 2)
> +#define MCTL_CR_ROW_MASK		(0xf << 4)
> +#define MCTL_CR_ROW(x)			(((x) - 1) << 4)
> +#define MCTL_CR_PAGE_SIZE_MASK		(0xf << 8)
> +#define MCTL_CR_PAGE_SIZE(x)		((fls(x) - 4) << 8)
> +#define MCTL_CR_BUSW_MASK		(7 << 12)
> +#define MCTL_CR_BUSW8			(0 << 12)
> +#define MCTL_CR_BUSW16			(1 << 12)
> +#define MCTL_CR_SEQUENCE		(1 << 15)
> +#define MCTL_CR_DDR3			(3 << 16)
> +#define MCTL_CR_CHANNEL_MASK		(1 << 19)
> +#define MCTL_CR_CHANNEL(x)		(((x) - 1) << 19)
> +#define MCTL_CR_UNKNOWN			(0x4 << 20)
> +#define MCTL_CR_CS1_CONTROL(x)		((x) << 24)
> +
> +/* DRAM control (sunxi_mctl_ctl_reg) register constants */
> +#define MCTL_MR0			0x1c70 /* CL=11, WR=12 */
> +#define MCTL_MR1			0x40
> +#define MCTL_MR2			0x18 /* CWL=8 */
> +#define MCTL_MR3			0x0
> +
> +#endif /* _SUNXI_DRAM_SUN8I_A83T_H */
>


More information about the U-Boot mailing list