[U-Boot] [PATCH] armv7: add cacheline sizes where missing

[Tom Rini]

On Tue, Jan 26, 2016 at 05:40:49PM +0100, Albert ARIBAUD wrote:

> Some armv7 targets are missing a cache line size declaration.
> In preparation for "arm: cache: Implement cache range check for v7"
> patch, add these declarations with the appropriate value for
> the target's SoC or CPU.
> 
> Signed-off-by: Albert ARIBAUD <albert.u.boot at aribaud.net>

For the TI boards:
Reviewed-by: Tom Rini <trini at konsulko.com>

-- 
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160126/9bff5ed6/attachment.sig>