[U-Boot] [PATCH 5/5][v2] armv8/fsl-lsch3: Update code to release secondary cores

york sun york.sun at nxp.com
Mon Oct 24 17:33:34 CEST 2016


On 10/24/2016 01:33 AM, Priyanka Jain wrote:
> NXP ARMv8 SoC LS2080A release all secondary cores in one-go.
> But other new SoCs like LS2088A, LS1088A release secondary
> cores one by one to avoid power spike.
>
> Update code to release secondary cores based on SoC SVR
> Add code to release cores one by one for non LS2080A SoCs
>

Have you observed the power spike when releasing them together? They 
only run very short before entering "wfe". Why wasn't it a problem for 
any other multi-core SoCs?

York


More information about the U-Boot mailing list