[U-Boot] [PATCH 61/93] arm: Remove mx6sabresd board
Peng Fan
peng.fan at nxp.com
Mon Nov 19 23:58:04 UTC 2018
Hi Simon,
Please not remove this board, we will work to support DM_BLK.
Thanks,
Peng.
> -----Original Message-----
> From: U-Boot [mailto:u-boot-bounces at lists.denx.de] On Behalf Of Simon
> Glass
> Sent: 2018年11月19日 23:54
> To: U-Boot Mailing List <u-boot at lists.denx.de>
> Cc: Peter Howard <phoward at gme.net.au>; Marcus Cooper
> <codekipper at gmail.com>; Icenowy Zheng <icenowy at aosc.xyz>; Stefan
> Roese <sr at denx.de>; Chander Kashyap <k.chander at samsung.com>; Tom
> Rini <trini at konsulko.com>; Akshay Saraswat <akshay.s at samsung.com>;
> Sumit Garg <sumit.garg at nxp.com>; egnite GmbH <info at egnite.de>; Rask
> Ingemann Lambertsen <rask at formelder.dk>; Ian Campbell
> <ijc at hellion.org.uk>; Feng Li <feng.li_2 at nxp.com>; Alison Wang
> <alison.wang at nxp.com>; Vitaly Andrianov <vitalya at ti.com>; Jelle van der
> Waa <jelle at vdwaa.nl>; Hans de Goede <hdegoede at redhat.com>; Roger
> Meier <r.meier at siemens.com>; Zoltan Herpai <wigyori at uid0.hu>; Gregory
> CLEMENT <gregory.clement at free-electrons.com>; Stefan Mavrodiev
> <stefan.mavrodiev at gmail.com>; Aleksei Mamlin <mamlinav at gmail.com>;
> Priit Laes <plaes at plaes.org>; Stelian Pop <stelian at popies.net>; Pavel
> Machek <pavel at denx.de>; Quentin Schulz
> <quentin.schulz at free-electrons.com>; Fabio Estevam
> <fabio.estevam at nxp.com>; Jelle de Jong <jelledejong at powercraft.nl>
> Subject: [U-Boot] [PATCH 61/93] arm: Remove mx6sabresd board
>
> This board has not been converted to CONFIG_DM_BLK by the deadline.
> Remove it.
>
> Signed-off-by: Simon Glass <sjg at chromium.org>
> ---
>
> arch/arm/mach-imx/mx6/Kconfig | 1 -
> board/freescale/mx6sabresd/Kconfig | 12 -
> board/freescale/mx6sabresd/MAINTAINERS | 6 -
> board/freescale/mx6sabresd/Makefile | 7 -
> board/freescale/mx6sabresd/README | 114 ---
> board/freescale/mx6sabresd/mx6sabresd.c | 1064 -----------------------
> configs/mx6sabresd_defconfig | 75 --
> include/configs/mx6sabresd.h | 67 --
> 8 files changed, 1346 deletions(-)
> delete mode 100644 board/freescale/mx6sabresd/Kconfig
> delete mode 100644 board/freescale/mx6sabresd/MAINTAINERS
> delete mode 100644 board/freescale/mx6sabresd/Makefile
> delete mode 100644 board/freescale/mx6sabresd/README delete mode
> 100644 board/freescale/mx6sabresd/mx6sabresd.c
> delete mode 100644 configs/mx6sabresd_defconfig delete mode 100644
> include/configs/mx6sabresd.h
>
> diff --git a/arch/arm/mach-imx/mx6/Kconfig
> b/arch/arm/mach-imx/mx6/Kconfig index 0859619af3b..e96deadf72d
> 100644
> --- a/arch/arm/mach-imx/mx6/Kconfig
> +++ b/arch/arm/mach-imx/mx6/Kconfig
> @@ -535,7 +535,6 @@ source "board/engicam/imx6q/Kconfig"
> source "board/engicam/imx6ul/Kconfig"
> source "board/freescale/mx6qarm2/Kconfig"
> source "board/freescale/mx6memcal/Kconfig"
> -source "board/freescale/mx6sabresd/Kconfig"
> source "board/freescale/mx6slevk/Kconfig"
> source "board/freescale/mx6sllevk/Kconfig"
> source "board/freescale/mx6sxsabresd/Kconfig"
> diff --git a/board/freescale/mx6sabresd/Kconfig
> b/board/freescale/mx6sabresd/Kconfig
> deleted file mode 100644
> index e87dea0d7a2..00000000000
> --- a/board/freescale/mx6sabresd/Kconfig
> +++ /dev/null
> @@ -1,12 +0,0 @@
> -if TARGET_MX6SABRESD
> -
> -config SYS_BOARD
> - default "mx6sabresd"
> -
> -config SYS_VENDOR
> - default "freescale"
> -
> -config SYS_CONFIG_NAME
> - default "mx6sabresd"
> -
> -endif
> diff --git a/board/freescale/mx6sabresd/MAINTAINERS
> b/board/freescale/mx6sabresd/MAINTAINERS
> deleted file mode 100644
> index 95752619e78..00000000000
> --- a/board/freescale/mx6sabresd/MAINTAINERS
> +++ /dev/null
> @@ -1,6 +0,0 @@
> -MX6SABRESD BOARD
> -M: Fabio Estevam <fabio.estevam at nxp.com>
> -S: Maintained
> -F: board/freescale/mx6sabresd/
> -F: include/configs/mx6sabresd.h
> -F: configs/mx6sabresd_defconfig
> diff --git a/board/freescale/mx6sabresd/Makefile
> b/board/freescale/mx6sabresd/Makefile
> deleted file mode 100644
> index 92e1ff72a4f..00000000000
> --- a/board/freescale/mx6sabresd/Makefile
> +++ /dev/null
> @@ -1,7 +0,0 @@
> -# SPDX-License-Identifier: GPL-2.0+
> -#
> -# Copyright (C) 2007, Guennadi Liakhovetski <lg at denx.de> -# -# (C)
> Copyright 2011 Freescale Semiconductor, Inc.
> -
> -obj-y := mx6sabresd.o
> diff --git a/board/freescale/mx6sabresd/README
> b/board/freescale/mx6sabresd/README
> deleted file mode 100644
> index 4b4df063300..00000000000
> --- a/board/freescale/mx6sabresd/README
> +++ /dev/null
> @@ -1,114 +0,0 @@
> -How to use and build U-Boot on mx6sabresd
> ------------------------------------------
> -
> -The following methods can be used for booting mx6sabresd boards:
> -
> -1. Booting from SD card
> -
> -2. Booting from eMMC
> -
> -3. Booting via Falcon mode (SPL launches the kernel directly)
> -
> -
> -1. Booting from SD card via SPL
> --------------------------------
> -
> -mx6sabresd_defconfig target supports mx6q/mx6dl/mx6qp sabresd variants.
> -
> -In order to build it:
> -
> -$ make mx6sabresd_defconfig
> -
> -$ make
> -
> -This will generate the SPL and u-boot.img binaries.
> -
> -- Flash the SPL binary into the SD card:
> -
> -$ sudo dd if=SPL of=/dev/sdX bs=1K seek=1 && sync
> -
> -- Flash the u-boot.img binary into the SD card:
> -
> -$ sudo dd if=u-boot.img of=/dev/sdX bs=1K seek=69 && sync
> -
> -
> -2. Booting from eMMC
> ---------------------
> -
> -$ make mx6sabresd_defconfig
> -
> -$ make
> -
> -This will generate the SPL and u-boot.img binaries.
> -
> -- Boot first from SD card as shown in the previous section
> -
> -In U-boot change the eMMC partition config:
> -
> -=> mmc partconf 2 1 0 0
> -
> -Mount the eMMC in the host PC:
> -
> -=> ums 0 mmc 2
> -
> -- Flash SPL and u-boot.img binaries into the eMMC:
> -
> -$ sudo dd if=SPL of=/dev/sdX bs=1K seek=1 && sync -$ sudo dd if=u-boot.img
> of=/dev/sdX bs=1K seek=69 && sync
> -
> -Set SW6 to eMMC 8-bit boot: 11010110
> -
> -
> -3. Booting via Falcon mode
> ---------------------------
> -
> -$ make mx6sabresd_defconfig
> -$ make
> -
> -This will generate the SPL image called SPL and the u-boot.img.
> -
> -- Flash the SPL image into the SD card:
> -
> -$ sudo dd if=SPL of=/dev/sdX bs=1K seek=1 oflag=sync status=none && sync
> -
> -- Flash the u-boot.img image into the SD card:
> -
> -$ sudo dd if=u-boot.img of=/dev/sdX bs=1K seek=69 oflag=sync status=none
> && sync
> -
> -Create a partition for root file system and extract it there:
> -
> -$ sudo tar xvf rootfs.tar.gz -C /media/root
> -
> -The SD card must have enough space for raw "args" and "kernel".
> -To configure Falcon mode for the first time, on U-Boot do the following
> commands:
> -
> -- Setup the IP server:
> -
> -# setenv serverip <server_ip_address>
> -
> -- Download dtb file:
> -
> -# dhcp ${fdt_addr} imx6q-sabresd.dtb
> -
> -- Download kernel image:
> -
> -# dhcp ${loadaddr} uImage
> -
> -- Write kernel at 2MB offset:
> -
> -# mmc write ${loadaddr} 0x1000 0x4000
> -
> -- Setup kernel bootargs:
> -
> -# setenv bootargs "console=ttymxc0,115200 root=/dev/mmcblk1p1
> rootfstype=ext4 rootwait quiet rw"
> -
> -- Prepare args:
> -
> -# spl export fdt ${loadaddr} - ${fdt_addr}
> -
> -- Write args 1MB data (0x800 sectors) to 1MB offset (0x800 sectors)
> -
> -# mmc write 18000000 0x800 0x800
> -
> -- Press KEY_VOL_UP key, power up the board and then SPL binary will
> -launch the kernel directly.
> diff --git a/board/freescale/mx6sabresd/mx6sabresd.c
> b/board/freescale/mx6sabresd/mx6sabresd.c
> deleted file mode 100644
> index 0183ede148c..00000000000
> --- a/board/freescale/mx6sabresd/mx6sabresd.c
> +++ /dev/null
> @@ -1,1064 +0,0 @@
> -// SPDX-License-Identifier: GPL-2.0+
> -/*
> - * Copyright (C) 2012 Freescale Semiconductor, Inc.
> - *
> - * Author: Fabio Estevam <fabio.estevam at freescale.com>
> - */
> -
> -#include <asm/arch/clock.h>
> -#include <asm/arch/imx-regs.h>
> -#include <asm/arch/iomux.h>
> -#include <asm/arch/mx6-pins.h>
> -#include <asm/mach-imx/spi.h>
> -#include <linux/errno.h>
> -#include <asm/gpio.h>
> -#include <asm/mach-imx/mxc_i2c.h>
> -#include <asm/mach-imx/iomux-v3.h>
> -#include <asm/mach-imx/boot_mode.h>
> -#include <asm/mach-imx/video.h>
> -#include <mmc.h>
> -#include <fsl_esdhc.h>
> -#include <miiphy.h>
> -#include <netdev.h>
> -#include <asm/arch/mxc_hdmi.h>
> -#include <asm/arch/crm_regs.h>
> -#include <asm/io.h>
> -#include <asm/arch/sys_proto.h>
> -#include <i2c.h>
> -#include <input.h>
> -#include <power/pmic.h>
> -#include <power/pfuze100_pmic.h>
> -#include "../common/pfuze.h"
> -#include <usb.h>
> -#include <usb/ehci-ci.h>
> -
> -DECLARE_GLOBAL_DATA_PTR;
> -
> -#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
> - PAD_CTL_SRE_FAST | PAD_CTL_HYS)
> -
> -#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
> - PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
> - PAD_CTL_SRE_FAST | PAD_CTL_HYS)
> -
> -#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
> -
> -#define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
> - PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
> -
> -#define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
> - PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
> - PAD_CTL_ODE | PAD_CTL_SRE_FAST)
> -
> -#define I2C_PMIC 1
> -
> -#define I2C_PAD MUX_PAD_CTRL(I2C_PAD_CTRL)
> -
> -#define DISP0_PWR_EN IMX_GPIO_NR(1, 21)
> -
> -#define KEY_VOL_UP IMX_GPIO_NR(1, 4)
> -
> -int dram_init(void)
> -{
> - gd->ram_size = imx_ddr_size();
> - return 0;
> -}
> -
> -static iomux_v3_cfg_t const uart1_pads[] = {
> - IOMUX_PADS(PAD_CSI0_DAT10__UART1_TX_DATA |
> MUX_PAD_CTRL(UART_PAD_CTRL)),
> - IOMUX_PADS(PAD_CSI0_DAT11__UART1_RX_DATA |
> MUX_PAD_CTRL(UART_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const enet_pads[] = {
> - IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_ENET_MDC__ENET_MDC |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3 |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL |
> MUX_PAD_CTRL(ENET_PAD_CTRL)),
> - /* AR8031 PHY Reset */
> - IOMUX_PADS(PAD_ENET_CRS_DV__GPIO1_IO25 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static void setup_iomux_enet(void)
> -{
> - SETUP_IOMUX_PADS(enet_pads);
> -
> - /* Reset AR8031 PHY */
> - gpio_direction_output(IMX_GPIO_NR(1, 25) , 0);
> - mdelay(10);
> - gpio_set_value(IMX_GPIO_NR(1, 25), 1);
> - udelay(100);
> -}
> -
> -static iomux_v3_cfg_t const usdhc2_pads[] = {
> - IOMUX_PADS(PAD_SD2_CLK__SD2_CLK |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_CMD__SD2_CMD |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT0__SD2_DATA0 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT1__SD2_DATA1 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT2__SD2_DATA2 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD2_DAT3__SD2_DATA3 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_NANDF_D4__SD2_DATA4 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_NANDF_D5__SD2_DATA5 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_NANDF_D6__SD2_DATA6 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_NANDF_D7__SD2_DATA7 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_NANDF_D2__GPIO2_IO02 |
> MUX_PAD_CTRL(NO_PAD_CTRL)), /* CD */
> -};
> -
> -static iomux_v3_cfg_t const usdhc3_pads[] = {
> - IOMUX_PADS(PAD_SD3_CLK__SD3_CLK |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_CMD__SD3_CMD |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT4__SD3_DATA4 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT5__SD3_DATA5 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT6__SD3_DATA6 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD3_DAT7__SD3_DATA7 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_NANDF_D0__GPIO2_IO00 |
> MUX_PAD_CTRL(NO_PAD_CTRL)), /* CD */
> -};
> -
> -static iomux_v3_cfg_t const usdhc4_pads[] = {
> - IOMUX_PADS(PAD_SD4_CLK__SD4_CLK |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_CMD__SD4_CMD |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT0__SD4_DATA0 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT1__SD4_DATA1 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT2__SD4_DATA2 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT3__SD4_DATA3 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT4__SD4_DATA4 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT5__SD4_DATA5 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT6__SD4_DATA6 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> - IOMUX_PADS(PAD_SD4_DAT7__SD4_DATA7 |
> MUX_PAD_CTRL(USDHC_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const ecspi1_pads[] = {
> - IOMUX_PADS(PAD_KEY_COL0__ECSPI1_SCLK |
> MUX_PAD_CTRL(SPI_PAD_CTRL)),
> - IOMUX_PADS(PAD_KEY_COL1__ECSPI1_MISO |
> MUX_PAD_CTRL(SPI_PAD_CTRL)),
> - IOMUX_PADS(PAD_KEY_ROW0__ECSPI1_MOSI |
> MUX_PAD_CTRL(SPI_PAD_CTRL)),
> - IOMUX_PADS(PAD_KEY_ROW1__GPIO4_IO09 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const rgb_pads[] = {
> - IOMUX_PADS(PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DI0_PIN15__IPU1_DI0_PIN15 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DI0_PIN2__IPU1_DI0_PIN02 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DI0_PIN3__IPU1_DI0_PIN03 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DI0_PIN4__IPU1_DI0_PIN04 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT0__IPU1_DISP0_DATA00 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT1__IPU1_DISP0_DATA01 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT2__IPU1_DISP0_DATA02 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT3__IPU1_DISP0_DATA03 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT4__IPU1_DISP0_DATA04 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT5__IPU1_DISP0_DATA05 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT6__IPU1_DISP0_DATA06 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT7__IPU1_DISP0_DATA07 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT8__IPU1_DISP0_DATA08 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT9__IPU1_DISP0_DATA09 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT10__IPU1_DISP0_DATA10 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT11__IPU1_DISP0_DATA11 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT12__IPU1_DISP0_DATA12 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT13__IPU1_DISP0_DATA13 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT14__IPU1_DISP0_DATA14 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT15__IPU1_DISP0_DATA15 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT16__IPU1_DISP0_DATA16 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT17__IPU1_DISP0_DATA17 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT18__IPU1_DISP0_DATA18 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT19__IPU1_DISP0_DATA19 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT20__IPU1_DISP0_DATA20 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT21__IPU1_DISP0_DATA21 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT22__IPU1_DISP0_DATA22 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_DISP0_DAT23__IPU1_DISP0_DATA23 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const bl_pads[] = {
> - IOMUX_PADS(PAD_SD1_DAT3__GPIO1_IO21 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static void enable_backlight(void)
> -{
> - SETUP_IOMUX_PADS(bl_pads);
> - gpio_direction_output(DISP0_PWR_EN, 1);
> -}
> -
> -static void enable_rgb(struct display_info_t const *dev) -{
> - SETUP_IOMUX_PADS(rgb_pads);
> - enable_backlight();
> -}
> -
> -static void enable_lvds(struct display_info_t const *dev) -{
> - enable_backlight();
> -}
> -
> -static struct i2c_pads_info mx6q_i2c_pad_info1 = {
> - .scl = {
> - .i2c_mode = MX6Q_PAD_KEY_COL3__I2C2_SCL | I2C_PAD,
> - .gpio_mode = MX6Q_PAD_KEY_COL3__GPIO4_IO12 | I2C_PAD,
> - .gp = IMX_GPIO_NR(4, 12)
> - },
> - .sda = {
> - .i2c_mode = MX6Q_PAD_KEY_ROW3__I2C2_SDA | I2C_PAD,
> - .gpio_mode = MX6Q_PAD_KEY_ROW3__GPIO4_IO13 | I2C_PAD,
> - .gp = IMX_GPIO_NR(4, 13)
> - }
> -};
> -
> -static struct i2c_pads_info mx6dl_i2c_pad_info1 = {
> - .scl = {
> - .i2c_mode = MX6DL_PAD_KEY_COL3__I2C2_SCL | I2C_PAD,
> - .gpio_mode = MX6DL_PAD_KEY_COL3__GPIO4_IO12 | I2C_PAD,
> - .gp = IMX_GPIO_NR(4, 12)
> - },
> - .sda = {
> - .i2c_mode = MX6DL_PAD_KEY_ROW3__I2C2_SDA | I2C_PAD,
> - .gpio_mode = MX6DL_PAD_KEY_ROW3__GPIO4_IO13 | I2C_PAD,
> - .gp = IMX_GPIO_NR(4, 13)
> - }
> -};
> -
> -static void setup_spi(void)
> -{
> - SETUP_IOMUX_PADS(ecspi1_pads);
> -}
> -
> -iomux_v3_cfg_t const pcie_pads[] = {
> - IOMUX_PADS(PAD_EIM_D19__GPIO3_IO19 |
> MUX_PAD_CTRL(NO_PAD_CTRL)), /* POWER */
> - IOMUX_PADS(PAD_GPIO_17__GPIO7_IO12 |
> MUX_PAD_CTRL(NO_PAD_CTRL)), /* RESET */
> -};
> -
> -static void setup_pcie(void)
> -{
> - SETUP_IOMUX_PADS(pcie_pads);
> -}
> -
> -iomux_v3_cfg_t const di0_pads[] = {
> - IOMUX_PADS(PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK), /*
> DISP0_CLK */
> - IOMUX_PADS(PAD_DI0_PIN2__IPU1_DI0_PIN02), /*
> DISP0_HSYNC */
> - IOMUX_PADS(PAD_DI0_PIN3__IPU1_DI0_PIN03), /*
> DISP0_VSYNC */
> -};
> -
> -static void setup_iomux_uart(void)
> -{
> - SETUP_IOMUX_PADS(uart1_pads);
> -}
> -
> -#ifdef CONFIG_FSL_ESDHC
> -struct fsl_esdhc_cfg usdhc_cfg[3] = {
> - {USDHC2_BASE_ADDR},
> - {USDHC3_BASE_ADDR},
> - {USDHC4_BASE_ADDR},
> -};
> -
> -#define USDHC2_CD_GPIO IMX_GPIO_NR(2, 2)
> -#define USDHC3_CD_GPIO IMX_GPIO_NR(2, 0)
> -
> -int board_mmc_get_env_dev(int devno)
> -{
> - return devno - 1;
> -}
> -
> -int board_mmc_getcd(struct mmc *mmc)
> -{
> - struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
> - int ret = 0;
> -
> - switch (cfg->esdhc_base) {
> - case USDHC2_BASE_ADDR:
> - ret = !gpio_get_value(USDHC2_CD_GPIO);
> - break;
> - case USDHC3_BASE_ADDR:
> - ret = !gpio_get_value(USDHC3_CD_GPIO);
> - break;
> - case USDHC4_BASE_ADDR:
> - ret = 1; /* eMMC/uSDHC4 is always present */
> - break;
> - }
> -
> - return ret;
> -}
> -
> -int board_mmc_init(bd_t *bis)
> -{
> -#ifndef CONFIG_SPL_BUILD
> - int ret;
> - int i;
> -
> - /*
> - * According to the board_mmc_init() the following map is done:
> - * (U-Boot device node) (Physical Port)
> - * mmc0 SD2
> - * mmc1 SD3
> - * mmc2 eMMC
> - */
> - for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
> - switch (i) {
> - case 0:
> - SETUP_IOMUX_PADS(usdhc2_pads);
> - gpio_direction_input(USDHC2_CD_GPIO);
> - usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
> - break;
> - case 1:
> - SETUP_IOMUX_PADS(usdhc3_pads);
> - gpio_direction_input(USDHC3_CD_GPIO);
> - usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
> - break;
> - case 2:
> - SETUP_IOMUX_PADS(usdhc4_pads);
> - usdhc_cfg[2].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
> - break;
> - default:
> - printf("Warning: you configured more USDHC controllers"
> - "(%d) then supported by the board (%d)\n",
> - i + 1, CONFIG_SYS_FSL_USDHC_NUM);
> - return -EINVAL;
> - }
> -
> - ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
> - if (ret)
> - return ret;
> - }
> -
> - return 0;
> -#else
> - struct src *psrc = (struct src *)SRC_BASE_ADDR;
> - unsigned reg = readl(&psrc->sbmr1) >> 11;
> - /*
> - * Upon reading BOOT_CFG register the following map is done:
> - * Bit 11 and 12 of BOOT_CFG register can determine the current
> - * mmc port
> - * 0x1 SD1
> - * 0x2 SD2
> - * 0x3 SD4
> - */
> -
> - switch (reg & 0x3) {
> - case 0x1:
> - SETUP_IOMUX_PADS(usdhc2_pads);
> - usdhc_cfg[0].esdhc_base = USDHC2_BASE_ADDR;
> - usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
> - gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
> - break;
> - case 0x2:
> - SETUP_IOMUX_PADS(usdhc3_pads);
> - usdhc_cfg[0].esdhc_base = USDHC3_BASE_ADDR;
> - usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
> - gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
> - break;
> - case 0x3:
> - SETUP_IOMUX_PADS(usdhc4_pads);
> - usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR;
> - usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
> - gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
> - break;
> - }
> -
> - return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
> -#endif
> -}
> -#endif
> -
> -static int ar8031_phy_fixup(struct phy_device *phydev) -{
> - unsigned short val;
> -
> - /* To enable AR8031 ouput a 125MHz clk from CLK_25M */
> - phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
> - phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
> - phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
> -
> - val = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
> - val &= 0xffe3;
> - val |= 0x18;
> - phy_write(phydev, MDIO_DEVAD_NONE, 0xe, val);
> -
> - /* introduce tx clock delay */
> - phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
> - val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
> - val |= 0x0100;
> - phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
> -
> - return 0;
> -}
> -
> -int board_phy_config(struct phy_device *phydev) -{
> - ar8031_phy_fixup(phydev);
> -
> - if (phydev->drv->config)
> - phydev->drv->config(phydev);
> -
> - return 0;
> -}
> -
> -#if defined(CONFIG_VIDEO_IPUV3)
> -static void disable_lvds(struct display_info_t const *dev) -{
> - struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
> -
> - int reg = readl(&iomux->gpr[2]);
> -
> - reg &= ~(IOMUXC_GPR2_LVDS_CH0_MODE_MASK |
> - IOMUXC_GPR2_LVDS_CH1_MODE_MASK);
> -
> - writel(reg, &iomux->gpr[2]);
> -}
> -
> -static void do_enable_hdmi(struct display_info_t const *dev) -{
> - disable_lvds(dev);
> - imx_enable_hdmi_phy();
> -}
> -
> -struct display_info_t const displays[] = {{
> - .bus = -1,
> - .addr = 0,
> - .pixfmt = IPU_PIX_FMT_RGB666,
> - .detect = NULL,
> - .enable = enable_lvds,
> - .mode = {
> - .name = "Hannstar-XGA",
> - .refresh = 60,
> - .xres = 1024,
> - .yres = 768,
> - .pixclock = 15384,
> - .left_margin = 160,
> - .right_margin = 24,
> - .upper_margin = 29,
> - .lower_margin = 3,
> - .hsync_len = 136,
> - .vsync_len = 6,
> - .sync = FB_SYNC_EXT,
> - .vmode = FB_VMODE_NONINTERLACED
> -} }, {
> - .bus = -1,
> - .addr = 0,
> - .pixfmt = IPU_PIX_FMT_RGB24,
> - .detect = detect_hdmi,
> - .enable = do_enable_hdmi,
> - .mode = {
> - .name = "HDMI",
> - .refresh = 60,
> - .xres = 1024,
> - .yres = 768,
> - .pixclock = 15384,
> - .left_margin = 160,
> - .right_margin = 24,
> - .upper_margin = 29,
> - .lower_margin = 3,
> - .hsync_len = 136,
> - .vsync_len = 6,
> - .sync = FB_SYNC_EXT,
> - .vmode = FB_VMODE_NONINTERLACED
> -} }, {
> - .bus = 0,
> - .addr = 0,
> - .pixfmt = IPU_PIX_FMT_RGB24,
> - .detect = NULL,
> - .enable = enable_rgb,
> - .mode = {
> - .name = "SEIKO-WVGA",
> - .refresh = 60,
> - .xres = 800,
> - .yres = 480,
> - .pixclock = 29850,
> - .left_margin = 89,
> - .right_margin = 164,
> - .upper_margin = 23,
> - .lower_margin = 10,
> - .hsync_len = 10,
> - .vsync_len = 10,
> - .sync = 0,
> - .vmode = FB_VMODE_NONINTERLACED
> -} } };
> -size_t display_count = ARRAY_SIZE(displays);
> -
> -static void setup_display(void)
> -{
> - struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg
> *)CCM_BASE_ADDR;
> - struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
> - int reg;
> -
> - /* Setup HSYNC, VSYNC, DISP_CLK for debugging purposes */
> - SETUP_IOMUX_PADS(di0_pads);
> -
> - enable_ipu_clock();
> - imx_setup_hdmi();
> -
> - /* Turn on LDB0, LDB1, IPU,IPU DI0 clocks */
> - reg = readl(&mxc_ccm->CCGR3);
> - reg |= MXC_CCM_CCGR3_LDB_DI0_MASK |
> MXC_CCM_CCGR3_LDB_DI1_MASK;
> - writel(reg, &mxc_ccm->CCGR3);
> -
> - /* set LDB0, LDB1 clk select to 011/011 */
> - reg = readl(&mxc_ccm->cs2cdr);
> - reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
> - | MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
> - reg |= (3 << MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET)
> - | (3 << MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
> - writel(reg, &mxc_ccm->cs2cdr);
> -
> - reg = readl(&mxc_ccm->cscmr2);
> - reg |= MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV |
> MXC_CCM_CSCMR2_LDB_DI1_IPU_DIV;
> - writel(reg, &mxc_ccm->cscmr2);
> -
> - reg = readl(&mxc_ccm->chsccdr);
> - reg |= (CHSCCDR_CLK_SEL_LDB_DI0
> - << MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
> - reg |= (CHSCCDR_CLK_SEL_LDB_DI0
> - << MXC_CCM_CHSCCDR_IPU1_DI1_CLK_SEL_OFFSET);
> - writel(reg, &mxc_ccm->chsccdr);
> -
> - reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
> - | IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_LOW
> - | IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
> - | IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
> - | IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
> - | IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
> - | IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
> - | IOMUXC_GPR2_LVDS_CH0_MODE_DISABLED
> - | IOMUXC_GPR2_LVDS_CH1_MODE_ENABLED_DI0;
> - writel(reg, &iomux->gpr[2]);
> -
> - reg = readl(&iomux->gpr[3]);
> - reg = (reg & ~(IOMUXC_GPR3_LVDS1_MUX_CTL_MASK
> - | IOMUXC_GPR3_HDMI_MUX_CTL_MASK))
> - | (IOMUXC_GPR3_MUX_SRC_IPU1_DI0
> - << IOMUXC_GPR3_LVDS1_MUX_CTL_OFFSET);
> - writel(reg, &iomux->gpr[3]);
> -}
> -#endif /* CONFIG_VIDEO_IPUV3 */
> -
> -/*
> - * Do not overwrite the console
> - * Use always serial for U-Boot console
> - */
> -int overwrite_console(void)
> -{
> - return 1;
> -}
> -
> -int board_eth_init(bd_t *bis)
> -{
> - setup_iomux_enet();
> - setup_pcie();
> -
> - return cpu_eth_init(bis);
> -}
> -
> -#ifdef CONFIG_USB_EHCI_MX6
> -#define USB_OTHERREGS_OFFSET 0x800
> -#define UCTRL_PWR_POL (1 << 9)
> -
> -static iomux_v3_cfg_t const usb_otg_pads[] = {
> - IOMUX_PADS(PAD_EIM_D22__USB_OTG_PWR |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> - IOMUX_PADS(PAD_ENET_RX_ER__USB_OTG_ID |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static iomux_v3_cfg_t const usb_hc1_pads[] = {
> - IOMUX_PADS(PAD_ENET_TXD1__GPIO1_IO29 |
> MUX_PAD_CTRL(NO_PAD_CTRL)),
> -};
> -
> -static void setup_usb(void)
> -{
> - SETUP_IOMUX_PADS(usb_otg_pads);
> -
> - /*
> - * set daisy chain for otg_pin_id on 6q.
> - * for 6dl, this bit is reserved
> - */
> - imx_iomux_set_gpr_register(1, 13, 1, 0);
> -
> - SETUP_IOMUX_PADS(usb_hc1_pads);
> -}
> -
> -int board_ehci_hcd_init(int port)
> -{
> - u32 *usbnc_usb_ctrl;
> -
> - if (port > 1)
> - return -EINVAL;
> -
> - usbnc_usb_ctrl = (u32 *)(USB_BASE_ADDR + USB_OTHERREGS_OFFSET
> +
> - port * 4);
> -
> - setbits_le32(usbnc_usb_ctrl, UCTRL_PWR_POL);
> -
> - return 0;
> -}
> -
> -int board_ehci_power(int port, int on)
> -{
> - switch (port) {
> - case 0:
> - break;
> - case 1:
> - if (on)
> - gpio_direction_output(IMX_GPIO_NR(1, 29), 1);
> - else
> - gpio_direction_output(IMX_GPIO_NR(1, 29), 0);
> - break;
> - default:
> - printf("MXC USB port %d not yet supported\n", port);
> - return -EINVAL;
> - }
> -
> - return 0;
> -}
> -#endif
> -
> -int board_early_init_f(void)
> -{
> - setup_iomux_uart();
> -
> - return 0;
> -}
> -
> -int board_init(void)
> -{
> - /* address of boot parameters */
> - gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
> -
> -#ifdef CONFIG_MXC_SPI
> - setup_spi();
> -#endif
> - if (is_mx6dq() || is_mx6dqp())
> - setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6q_i2c_pad_info1);
> - else
> - setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f,
> &mx6dl_i2c_pad_info1);
> -#if defined(CONFIG_VIDEO_IPUV3)
> - setup_display();
> -#endif
> -#ifdef CONFIG_USB_EHCI_MX6
> - setup_usb();
> -#endif
> -
> - return 0;
> -}
> -
> -int power_init_board(void)
> -{
> - struct pmic *p;
> - unsigned int reg;
> - int ret;
> -
> - p = pfuze_common_init(I2C_PMIC);
> - if (!p)
> - return -ENODEV;
> -
> - ret = pfuze_mode_init(p, APS_PFM);
> - if (ret < 0)
> - return ret;
> -
> - /* Increase VGEN3 from 2.5 to 2.8V */
> - pmic_reg_read(p, PFUZE100_VGEN3VOL, ®);
> - reg &= ~LDO_VOL_MASK;
> - reg |= LDOB_2_80V;
> - pmic_reg_write(p, PFUZE100_VGEN3VOL, reg);
> -
> - /* Increase VGEN5 from 2.8 to 3V */
> - pmic_reg_read(p, PFUZE100_VGEN5VOL, ®);
> - reg &= ~LDO_VOL_MASK;
> - reg |= LDOB_3_00V;
> - pmic_reg_write(p, PFUZE100_VGEN5VOL, reg);
> -
> - return 0;
> -}
> -
> -#ifdef CONFIG_MXC_SPI
> -int board_spi_cs_gpio(unsigned bus, unsigned cs) -{
> - return (bus == 0 && cs == 0) ? (IMX_GPIO_NR(4, 9)) : -1;
> -}
> -#endif
> -
> -#ifdef CONFIG_CMD_BMODE
> -static const struct boot_mode board_boot_modes[] = {
> - /* 4 bit bus width */
> - {"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
> - {"sd3", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
> - /* 8 bit bus width */
> - {"emmc", MAKE_CFGVAL(0x60, 0x58, 0x00, 0x00)},
> - {NULL, 0},
> -};
> -#endif
> -
> -int board_late_init(void)
> -{
> -#ifdef CONFIG_CMD_BMODE
> - add_board_boot_modes(board_boot_modes);
> -#endif
> -
> -#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
> - env_set("board_name", "SABRESD");
> -
> - if (is_mx6dqp())
> - env_set("board_rev", "MX6QP");
> - else if (is_mx6dq())
> - env_set("board_rev", "MX6Q");
> - else if (is_mx6sdl())
> - env_set("board_rev", "MX6DL");
> -#endif
> -
> - return 0;
> -}
> -
> -int checkboard(void)
> -{
> - puts("Board: MX6-SabreSD\n");
> - return 0;
> -}
> -
> -#ifdef CONFIG_SPL_BUILD
> -#include <asm/arch/mx6-ddr.h>
> -#include <spl.h>
> -#include <linux/libfdt.h>
> -
> -#ifdef CONFIG_SPL_OS_BOOT
> -int spl_start_uboot(void)
> -{
> - gpio_direction_input(KEY_VOL_UP);
> -
> - /* Only enter in Falcon mode if KEY_VOL_UP is pressed */
> - return gpio_get_value(KEY_VOL_UP);
> -}
> -#endif
> -
> -static void ccgr_init(void)
> -{
> - struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
> -
> - writel(0x00C03F3F, &ccm->CCGR0);
> - writel(0x0030FC03, &ccm->CCGR1);
> - writel(0x0FFFC000, &ccm->CCGR2);
> - writel(0x3FF00000, &ccm->CCGR3);
> - writel(0x00FFF300, &ccm->CCGR4);
> - writel(0x0F0000C3, &ccm->CCGR5);
> - writel(0x000003FF, &ccm->CCGR6);
> -}
> -
> -static int mx6q_dcd_table[] = {
> - 0x020e0798, 0x000C0000,
> - 0x020e0758, 0x00000000,
> - 0x020e0588, 0x00000030,
> - 0x020e0594, 0x00000030,
> - 0x020e056c, 0x00000030,
> - 0x020e0578, 0x00000030,
> - 0x020e074c, 0x00000030,
> - 0x020e057c, 0x00000030,
> - 0x020e058c, 0x00000000,
> - 0x020e059c, 0x00000030,
> - 0x020e05a0, 0x00000030,
> - 0x020e078c, 0x00000030,
> - 0x020e0750, 0x00020000,
> - 0x020e05a8, 0x00000030,
> - 0x020e05b0, 0x00000030,
> - 0x020e0524, 0x00000030,
> - 0x020e051c, 0x00000030,
> - 0x020e0518, 0x00000030,
> - 0x020e050c, 0x00000030,
> - 0x020e05b8, 0x00000030,
> - 0x020e05c0, 0x00000030,
> - 0x020e0774, 0x00020000,
> - 0x020e0784, 0x00000030,
> - 0x020e0788, 0x00000030,
> - 0x020e0794, 0x00000030,
> - 0x020e079c, 0x00000030,
> - 0x020e07a0, 0x00000030,
> - 0x020e07a4, 0x00000030,
> - 0x020e07a8, 0x00000030,
> - 0x020e0748, 0x00000030,
> - 0x020e05ac, 0x00000030,
> - 0x020e05b4, 0x00000030,
> - 0x020e0528, 0x00000030,
> - 0x020e0520, 0x00000030,
> - 0x020e0514, 0x00000030,
> - 0x020e0510, 0x00000030,
> - 0x020e05bc, 0x00000030,
> - 0x020e05c4, 0x00000030,
> - 0x021b0800, 0xa1390003,
> - 0x021b080c, 0x001F001F,
> - 0x021b0810, 0x001F001F,
> - 0x021b480c, 0x001F001F,
> - 0x021b4810, 0x001F001F,
> - 0x021b083c, 0x43270338,
> - 0x021b0840, 0x03200314,
> - 0x021b483c, 0x431A032F,
> - 0x021b4840, 0x03200263,
> - 0x021b0848, 0x4B434748,
> - 0x021b4848, 0x4445404C,
> - 0x021b0850, 0x38444542,
> - 0x021b4850, 0x4935493A,
> - 0x021b081c, 0x33333333,
> - 0x021b0820, 0x33333333,
> - 0x021b0824, 0x33333333,
> - 0x021b0828, 0x33333333,
> - 0x021b481c, 0x33333333,
> - 0x021b4820, 0x33333333,
> - 0x021b4824, 0x33333333,
> - 0x021b4828, 0x33333333,
> - 0x021b08b8, 0x00000800,
> - 0x021b48b8, 0x00000800,
> - 0x021b0004, 0x00020036,
> - 0x021b0008, 0x09444040,
> - 0x021b000c, 0x555A7975,
> - 0x021b0010, 0xFF538F64,
> - 0x021b0014, 0x01FF00DB,
> - 0x021b0018, 0x00001740,
> - 0x021b001c, 0x00008000,
> - 0x021b002c, 0x000026d2,
> - 0x021b0030, 0x005A1023,
> - 0x021b0040, 0x00000027,
> - 0x021b0000, 0x831A0000,
> - 0x021b001c, 0x04088032,
> - 0x021b001c, 0x00008033,
> - 0x021b001c, 0x00048031,
> - 0x021b001c, 0x09408030,
> - 0x021b001c, 0x04008040,
> - 0x021b0020, 0x00005800,
> - 0x021b0818, 0x00011117,
> - 0x021b4818, 0x00011117,
> - 0x021b0004, 0x00025576,
> - 0x021b0404, 0x00011006,
> - 0x021b001c, 0x00000000,
> -};
> -
> -static int mx6qp_dcd_table[] = {
> - 0x020e0798, 0x000c0000,
> - 0x020e0758, 0x00000000,
> - 0x020e0588, 0x00000030,
> - 0x020e0594, 0x00000030,
> - 0x020e056c, 0x00000030,
> - 0x020e0578, 0x00000030,
> - 0x020e074c, 0x00000030,
> - 0x020e057c, 0x00000030,
> - 0x020e058c, 0x00000000,
> - 0x020e059c, 0x00000030,
> - 0x020e05a0, 0x00000030,
> - 0x020e078c, 0x00000030,
> - 0x020e0750, 0x00020000,
> - 0x020e05a8, 0x00000030,
> - 0x020e05b0, 0x00000030,
> - 0x020e0524, 0x00000030,
> - 0x020e051c, 0x00000030,
> - 0x020e0518, 0x00000030,
> - 0x020e050c, 0x00000030,
> - 0x020e05b8, 0x00000030,
> - 0x020e05c0, 0x00000030,
> - 0x020e0774, 0x00020000,
> - 0x020e0784, 0x00000030,
> - 0x020e0788, 0x00000030,
> - 0x020e0794, 0x00000030,
> - 0x020e079c, 0x00000030,
> - 0x020e07a0, 0x00000030,
> - 0x020e07a4, 0x00000030,
> - 0x020e07a8, 0x00000030,
> - 0x020e0748, 0x00000030,
> - 0x020e05ac, 0x00000030,
> - 0x020e05b4, 0x00000030,
> - 0x020e0528, 0x00000030,
> - 0x020e0520, 0x00000030,
> - 0x020e0514, 0x00000030,
> - 0x020e0510, 0x00000030,
> - 0x020e05bc, 0x00000030,
> - 0x020e05c4, 0x00000030,
> - 0x021b0800, 0xa1390003,
> - 0x021b080c, 0x001b001e,
> - 0x021b0810, 0x002e0029,
> - 0x021b480c, 0x001b002a,
> - 0x021b4810, 0x0019002c,
> - 0x021b083c, 0x43240334,
> - 0x021b0840, 0x0324031a,
> - 0x021b483c, 0x43340344,
> - 0x021b4840, 0x03280276,
> - 0x021b0848, 0x44383A3E,
> - 0x021b4848, 0x3C3C3846,
> - 0x021b0850, 0x2e303230,
> - 0x021b4850, 0x38283E34,
> - 0x021b081c, 0x33333333,
> - 0x021b0820, 0x33333333,
> - 0x021b0824, 0x33333333,
> - 0x021b0828, 0x33333333,
> - 0x021b481c, 0x33333333,
> - 0x021b4820, 0x33333333,
> - 0x021b4824, 0x33333333,
> - 0x021b4828, 0x33333333,
> - 0x021b08c0, 0x24912249,
> - 0x021b48c0, 0x24914289,
> - 0x021b08b8, 0x00000800,
> - 0x021b48b8, 0x00000800,
> - 0x021b0004, 0x00020036,
> - 0x021b0008, 0x24444040,
> - 0x021b000c, 0x555A7955,
> - 0x021b0010, 0xFF320F64,
> - 0x021b0014, 0x01ff00db,
> - 0x021b0018, 0x00001740,
> - 0x021b001c, 0x00008000,
> - 0x021b002c, 0x000026d2,
> - 0x021b0030, 0x005A1023,
> - 0x021b0040, 0x00000027,
> - 0x021b0400, 0x14420000,
> - 0x021b0000, 0x831A0000,
> - 0x021b0890, 0x00400C58,
> - 0x00bb0008, 0x00000000,
> - 0x00bb000c, 0x2891E41A,
> - 0x00bb0038, 0x00000564,
> - 0x00bb0014, 0x00000040,
> - 0x00bb0028, 0x00000020,
> - 0x00bb002c, 0x00000020,
> - 0x021b001c, 0x04088032,
> - 0x021b001c, 0x00008033,
> - 0x021b001c, 0x00048031,
> - 0x021b001c, 0x09408030,
> - 0x021b001c, 0x04008040,
> - 0x021b0020, 0x00005800,
> - 0x021b0818, 0x00011117,
> - 0x021b4818, 0x00011117,
> - 0x021b0004, 0x00025576,
> - 0x021b0404, 0x00011006,
> - 0x021b001c, 0x00000000,
> -};
> -
> -static int mx6dl_dcd_table[] = {
> - 0x020e0774, 0x000C0000,
> - 0x020e0754, 0x00000000,
> - 0x020e04ac, 0x00000030,
> - 0x020e04b0, 0x00000030,
> - 0x020e0464, 0x00000030,
> - 0x020e0490, 0x00000030,
> - 0x020e074c, 0x00000030,
> - 0x020e0494, 0x00000030,
> - 0x020e04a0, 0x00000000,
> - 0x020e04b4, 0x00000030,
> - 0x020e04b8, 0x00000030,
> - 0x020e076c, 0x00000030,
> - 0x020e0750, 0x00020000,
> - 0x020e04bc, 0x00000030,
> - 0x020e04c0, 0x00000030,
> - 0x020e04c4, 0x00000030,
> - 0x020e04c8, 0x00000030,
> - 0x020e04cc, 0x00000030,
> - 0x020e04d0, 0x00000030,
> - 0x020e04d4, 0x00000030,
> - 0x020e04d8, 0x00000030,
> - 0x020e0760, 0x00020000,
> - 0x020e0764, 0x00000030,
> - 0x020e0770, 0x00000030,
> - 0x020e0778, 0x00000030,
> - 0x020e077c, 0x00000030,
> - 0x020e0780, 0x00000030,
> - 0x020e0784, 0x00000030,
> - 0x020e078c, 0x00000030,
> - 0x020e0748, 0x00000030,
> - 0x020e0470, 0x00000030,
> - 0x020e0474, 0x00000030,
> - 0x020e0478, 0x00000030,
> - 0x020e047c, 0x00000030,
> - 0x020e0480, 0x00000030,
> - 0x020e0484, 0x00000030,
> - 0x020e0488, 0x00000030,
> - 0x020e048c, 0x00000030,
> - 0x021b0800, 0xa1390003,
> - 0x021b080c, 0x001F001F,
> - 0x021b0810, 0x001F001F,
> - 0x021b480c, 0x001F001F,
> - 0x021b4810, 0x001F001F,
> - 0x021b083c, 0x4220021F,
> - 0x021b0840, 0x0207017E,
> - 0x021b483c, 0x4201020C,
> - 0x021b4840, 0x01660172,
> - 0x021b0848, 0x4A4D4E4D,
> - 0x021b4848, 0x4A4F5049,
> - 0x021b0850, 0x3F3C3D31,
> - 0x021b4850, 0x3238372B,
> - 0x021b081c, 0x33333333,
> - 0x021b0820, 0x33333333,
> - 0x021b0824, 0x33333333,
> - 0x021b0828, 0x33333333,
> - 0x021b481c, 0x33333333,
> - 0x021b4820, 0x33333333,
> - 0x021b4824, 0x33333333,
> - 0x021b4828, 0x33333333,
> - 0x021b08b8, 0x00000800,
> - 0x021b48b8, 0x00000800,
> - 0x021b0004, 0x0002002D,
> - 0x021b0008, 0x00333030,
> - 0x021b000c, 0x3F435313,
> - 0x021b0010, 0xB66E8B63,
> - 0x021b0014, 0x01FF00DB,
> - 0x021b0018, 0x00001740,
> - 0x021b001c, 0x00008000,
> - 0x021b002c, 0x000026d2,
> - 0x021b0030, 0x00431023,
> - 0x021b0040, 0x00000027,
> - 0x021b0000, 0x831A0000,
> - 0x021b001c, 0x04008032,
> - 0x021b001c, 0x00008033,
> - 0x021b001c, 0x00048031,
> - 0x021b001c, 0x05208030,
> - 0x021b001c, 0x04008040,
> - 0x021b0020, 0x00005800,
> - 0x021b0818, 0x00011117,
> - 0x021b4818, 0x00011117,
> - 0x021b0004, 0x0002556D,
> - 0x021b0404, 0x00011006,
> - 0x021b001c, 0x00000000,
> -};
> -
> -static void ddr_init(int *table, int size) -{
> - int i;
> -
> - for (i = 0; i < size / 2 ; i++)
> - writel(table[2 * i + 1], table[2 * i]);
> -}
> -
> -static void spl_dram_init(void)
> -{
> - if (is_mx6dq())
> - ddr_init(mx6q_dcd_table, ARRAY_SIZE(mx6q_dcd_table));
> - else if (is_mx6dqp())
> - ddr_init(mx6qp_dcd_table, ARRAY_SIZE(mx6qp_dcd_table));
> - else if (is_mx6sdl())
> - ddr_init(mx6dl_dcd_table, ARRAY_SIZE(mx6dl_dcd_table));
> -}
> -
> -void board_init_f(ulong dummy)
> -{
> - /* DDR initialization */
> - spl_dram_init();
> -
> - /* setup AIPS and disable watchdog */
> - arch_cpu_init();
> -
> - ccgr_init();
> - gpr_init();
> -
> - /* iomux and setup of i2c */
> - board_early_init_f();
> -
> - /* setup GP timer */
> - timer_init();
> -
> - /* UART clocks enabled and gd valid - init serial console */
> - preloader_console_init();
> -
> - /* Clear the BSS. */
> - memset(__bss_start, 0, __bss_end - __bss_start);
> -
> - /* load/boot image from boot device */
> - board_init_r(NULL, 0);
> -}
> -#endif
> diff --git a/configs/mx6sabresd_defconfig b/configs/mx6sabresd_defconfig
> deleted file mode 100644 index e0202ef57db..00000000000
> --- a/configs/mx6sabresd_defconfig
> +++ /dev/null
> @@ -1,75 +0,0 @@
> -CONFIG_ARM=y
> -CONFIG_ARCH_MX6=y
> -CONFIG_SYS_TEXT_BASE=0x17800000
> -CONFIG_SPL_GPIO_SUPPORT=y
> -CONFIG_SPL_LIBCOMMON_SUPPORT=y
> -CONFIG_SPL_LIBGENERIC_SUPPORT=y
> -CONFIG_TARGET_MX6SABRESD=y
> -CONFIG_SPL_MMC_SUPPORT=y
> -CONFIG_SPL_SERIAL_SUPPORT=y
> -CONFIG_SPL=y
> -CONFIG_SPL_LIBDISK_SUPPORT=y
> -CONFIG_NR_DRAM_BANKS=1
> -CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/spl_sd.c
> fg"
> -# CONFIG_CONSOLE_MUX is not set
> -CONFIG_SYS_CONSOLE_IS_IN_ENV=y
> -CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
> -CONFIG_SUPPORT_RAW_INITRD=y
> -CONFIG_SPL_EXT_SUPPORT=y
> -CONFIG_SPL_I2C_SUPPORT=y
> -CONFIG_SPL_OS_BOOT=y
> -CONFIG_SPL_USB_HOST_SUPPORT=y
> -CONFIG_SPL_USB_GADGET_SUPPORT=y
> -CONFIG_SPL_USB_SDP_SUPPORT=y
> -CONFIG_SPL_WATCHDOG_SUPPORT=y
> -CONFIG_HUSH_PARSER=y
> -CONFIG_CMD_BOOTZ=y
> -CONFIG_CMD_SPL=y
> -CONFIG_CMD_SPL_WRITE_SIZE=0x20000
> -# CONFIG_CMD_FLASH is not set
> -CONFIG_CMD_GPIO=y
> -CONFIG_CMD_I2C=y
> -CONFIG_CMD_MMC=y
> -CONFIG_CMD_PART=y
> -CONFIG_CMD_PCI=y
> -CONFIG_CMD_SF=y
> -CONFIG_CMD_USB=y
> -CONFIG_CMD_USB_SDP=y
> -CONFIG_CMD_USB_MASS_STORAGE=y
> -CONFIG_CMD_DHCP=y
> -CONFIG_CMD_MII=y
> -CONFIG_CMD_PING=y
> -CONFIG_CMD_CACHE=y
> -CONFIG_CMD_EXT2=y
> -CONFIG_CMD_EXT4=y
> -CONFIG_CMD_EXT4_WRITE=y
> -CONFIG_CMD_FAT=y
> -CONFIG_CMD_FS_GENERIC=y
> -CONFIG_EFI_PARTITION=y
> -CONFIG_ENV_IS_IN_MMC=y
> -CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
> -CONFIG_USB_FUNCTION_FASTBOOT=y
> -CONFIG_FASTBOOT_BUF_ADDR=0x12000000
> -CONFIG_FASTBOOT_BUF_SIZE=0x10000000
> -CONFIG_FASTBOOT_FLASH=y
> -CONFIG_FASTBOOT_FLASH_MMC_DEV=2
> -CONFIG_FSL_ESDHC=y
> -CONFIG_SPI_FLASH=y
> -CONFIG_SPI_FLASH_STMICRO=y
> -CONFIG_PHYLIB=y
> -CONFIG_MII=y
> -CONFIG_PCI=y
> -CONFIG_SPI=y
> -CONFIG_MXC_SPI=y
> -CONFIG_USB=y
> -CONFIG_USB_STORAGE=y
> -CONFIG_USB_GADGET=y
> -CONFIG_USB_GADGET_MANUFACTURER="FSL"
> -CONFIG_USB_GADGET_VENDOR_NUM=0x0525
> -CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
> -CONFIG_CI_UDC=y
> -CONFIG_USB_HOST_ETHER=y
> -CONFIG_USB_ETHER_ASIX=y
> -CONFIG_VIDEO=y
> -# CONFIG_VIDEO_SW_CURSOR is not set
> -CONFIG_OF_LIBFDT=y
> diff --git a/include/configs/mx6sabresd.h b/include/configs/mx6sabresd.h
> deleted file mode 100644 index 555942a2c2a..00000000000
> --- a/include/configs/mx6sabresd.h
> +++ /dev/null
> @@ -1,67 +0,0 @@
> -/* SPDX-License-Identifier: GPL-2.0+ */
> -/*
> - * Copyright (C) 2012 Freescale Semiconductor, Inc.
> - *
> - * Configuration settings for the Freescale i.MX6Q SabreSD board.
> - */
> -
> -#ifndef __MX6SABRESD_CONFIG_H
> -#define __MX6SABRESD_CONFIG_H
> -
> -#ifdef CONFIG_SPL
> -#include "imx6_spl.h"
> -#endif
> -
> -#define CONFIG_MACH_TYPE 3980
> -#define CONFIG_MXC_UART_BASE UART1_BASE
> -#define CONSOLE_DEV "ttymxc0"
> -
> -#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
> -
> -#include "mx6sabre_common.h"
> -
> -/* Falcon Mode */
> -#define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
> -#define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
> -#define CONFIG_SYS_SPL_ARGS_ADDR 0x18000000
> -
> -/* Falcon Mode - MMC support: args at 1MB kernel at 2MB */
> -#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x800 /*
> 1MB */
> -#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
> (CONFIG_CMD_SPL_WRITE_SIZE / 512)
> -#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
> 0x1000 /* 2MB */
> -
> -#define CONFIG_SYS_FSL_USDHC_NUM 3
> -#if defined(CONFIG_ENV_IS_IN_MMC)
> -#define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
> -#endif
> -
> -#ifdef CONFIG_CMD_PCI
> -#define CONFIG_PCI_SCAN_SHOW
> -#define CONFIG_PCIE_IMX
> -#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
> -#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
> -#endif
> -
> -/* I2C Configs */
> -#define CONFIG_SYS_I2C
> -#define CONFIG_SYS_I2C_MXC
> -#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
> -#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
> -#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
> -#define CONFIG_SYS_I2C_SPEED 100000
> -
> -/* PMIC */
> -#define CONFIG_POWER
> -#define CONFIG_POWER_I2C
> -#define CONFIG_POWER_PFUZE100
> -#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
> -
> -/* USB Configs */
> -#ifdef CONFIG_CMD_USB
> -#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
> -#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI |
> PORT_PTS_PTW)
> -#define CONFIG_MXC_USB_FLAGS 0
> -#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB
> controller number */
> -#endif
> -
> -#endif /* __MX6SABRESD_CONFIG_H */
> --
> 2.19.1.1215.g8438c0b245-goog
>
> _______________________________________________
> U-Boot mailing list
> U-Boot at lists.denx.de
> https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.
> denx.de%2Flistinfo%2Fu-boot&data=02%7C01%7CPeng.Fan%40nxp.co
> m%7C1d3ae10ebc6749142c7508d64e436ddf%7C686ea1d3bc2b4c6fa92cd99
> c5c301635%7C0%7C0%7C636782448860055887&sdata=KSONyk6yAMy
> 8TBxHQIGArB98XFf52W6DJ%2FKv1sS%2FRik%3D&reserved=0
More information about the U-Boot
mailing list