[PATCH 27/31] clk: mediatek: add clock driver support for MediaTek MT7981 SoC
Weijie Gao
weijie.gao at mediatek.com
Wed Aug 17 10:16:09 CEST 2022
On Sat, 2022-08-13 at 00:31 -0400, Sean Anderson wrote:
> On 8/3/22 11:36 PM, Weijie Gao wrote:
> > This patch adds clock driver support for MediaTek MT7981 SoC
> >
> > Signed-off-by: Weijie Gao <weijie.gao at mediatek.com>
> > ---
> > drivers/clk/mediatek/Makefile | 1 +
> > drivers/clk/mediatek/clk-mt7981.c | 682
> > +++++++++++++++++++++++++
> > include/dt-bindings/clock/mt7981-clk.h | 267 ++++++++++
> > 3 files changed, 950 insertions(+)
> > create mode 100644 drivers/clk/mediatek/clk-mt7981.c
> > create mode 100644 include/dt-bindings/clock/mt7981-clk.h
> >
> > diff --git a/drivers/clk/mediatek/Makefile
> > b/drivers/clk/mediatek/Makefile
> > index 1aa38215bf..1decf31a77 100644
> > --- a/drivers/clk/mediatek/Makefile
> > +++ b/drivers/clk/mediatek/Makefile
> > @@ -8,6 +8,7 @@ obj-$(CONFIG_TARGET_MT7623) += clk-mt7623.o
> > obj-$(CONFIG_TARGET_MT7622) += clk-mt7622.o
> > obj-$(CONFIG_TARGET_MT7629) += clk-mt7629.o
> > obj-$(CONFIG_TARGET_MT7986) += clk-mt7986.o
> > +obj-$(CONFIG_TARGET_MT7981) += clk-mt7981.o
> > obj-$(CONFIG_TARGET_MT8183) += clk-mt8183.o
> > obj-$(CONFIG_TARGET_MT8516) += clk-mt8516.o
> > obj-$(CONFIG_TARGET_MT8518) += clk-mt8518.o
> > diff --git a/drivers/clk/mediatek/clk-mt7981.c
> > b/drivers/clk/mediatek/clk-mt7981.c
> > new file mode 100644
> > index 0000000000..53d09250e6
> > --- /dev/null
> > +++ b/drivers/clk/mediatek/clk-mt7981.c
> > @@ -0,0 +1,682 @@
> > +// SPDX-License-Identifier: GPL-2.0
> > +/*
> > + * MediaTek clock driver for MT7981 SoC
> > + *
> > + * Copyright (C) 2022 MediaTek Inc.
> > + * Author: Sam Shih <sam.shih at mediatek.com>
> > + */
> > +
> > +#include <dm.h>
> > +#include <log.h>
> > +#include <asm/arch-mediatek/reset.h>
> > +#include <asm/io.h>
> > +#include <dt-bindings/clock/mt7981-clk.h>
> > +#include <linux/bitops.h>
> > +
> > +#include "clk-mtk.h"
> > +
> > +#define MT7981_CLK_PDN 0x250
> > +#define MT7981_CLK_PDN_EN_WRITE BIT(31)
> > +
> > +#define PLL_FACTOR(_id, _name, _parent, _mult, _div)
> > \
> > + FACTOR(_id, _parent, _mult, _div, CLK_PARENT_APMIXED)
> > +
> > +#define TOP_FACTOR(_id, _name, _parent, _mult, _div)
> > \
> > + FACTOR(_id, _parent, _mult, _div, CLK_PARENT_TOPCKGEN)
> > +
> > +#define INFRA_FACTOR(_id, _name, _parent, _mult, _div)
> > \
> > + FACTOR(_id, _parent, _mult, _div, CLK_PARENT_INFRASYS)
> > +
> > +/* FIXED PLLS */
> > +static const struct mtk_fixed_clk fixed_pll_clks[] = {
> > + FIXED_CLK(CK_APMIXED_ARMPLL, CLK_XTAL, 1300000000),
> > + FIXED_CLK(CK_APMIXED_NET2PLL, CLK_XTAL, 800000000),
> > + FIXED_CLK(CK_APMIXED_MMPLL, CLK_XTAL, 720000000),
> > + FIXED_CLK(CK_APMIXED_SGMPLL, CLK_XTAL, 325000000),
> > + FIXED_CLK(CK_APMIXED_WEDMCUPLL, CLK_XTAL, 208000000),
> > + FIXED_CLK(CK_APMIXED_NET1PLL, CLK_XTAL, 2500000000),
> > + FIXED_CLK(CK_APMIXED_MPLL, CLK_XTAL, 416000000),
> > + FIXED_CLK(CK_APMIXED_APLL2, CLK_XTAL, 196608000),
> > +};
> > +
> > +/* TOPCKGEN FIXED CLK */
> > +static const struct mtk_fixed_clk top_fixed_clks[] = {
> > + FIXED_CLK(CK_TOP_CB_CKSQ_40M, CLK_XTAL, 40000000),
> > +};
> > +
> > +/* TOPCKGEN FIXED DIV */
> > +static const struct mtk_fixed_factor top_fixed_divs[] = {
> > + PLL_FACTOR(CK_TOP_CB_M_416M, "cb_m_416m", CK_APMIXED_MPLL,
> > 1, 1),
> > + PLL_FACTOR(CK_TOP_CB_M_D2, "cb_m_d2", CK_APMIXED_MPLL, 1,
> > 2),
> > + PLL_FACTOR(CK_TOP_CB_M_D3, "cb_m_d3", CK_APMIXED_MPLL, 1,
> > 3),
> > + PLL_FACTOR(CK_TOP_M_D3_D2, "m_d3_d2", CK_APMIXED_MPLL, 1,
> > 2),
> > + PLL_FACTOR(CK_TOP_CB_M_D4, "cb_m_d4", CK_APMIXED_MPLL, 1,
> > 4),
> > + PLL_FACTOR(CK_TOP_CB_M_D8, "cb_m_d8", CK_APMIXED_MPLL, 1,
> > 8),
> > + PLL_FACTOR(CK_TOP_M_D8_D2, "m_d8_d2", CK_APMIXED_MPLL, 1,
> > 16),
> > + PLL_FACTOR(CK_TOP_CB_MM_720M, "cb_mm_720m",
> > CK_APMIXED_MMPLL, 1, 1),
> > + PLL_FACTOR(CK_TOP_CB_MM_D2, "cb_mm_d2", CK_APMIXED_MMPLL,
> > 1, 2),
> > + PLL_FACTOR(CK_TOP_CB_MM_D3, "cb_mm_d3", CK_APMIXED_MMPLL,
> > 1, 3),
> > + PLL_FACTOR(CK_TOP_CB_MM_D3_D5, "cb_mm_d3_d5",
> > CK_APMIXED_MMPLL, 1, 15),
> > + PLL_FACTOR(CK_TOP_CB_MM_D4, "cb_mm_d4", CK_APMIXED_MMPLL,
> > 1, 4),
> > + PLL_FACTOR(CK_TOP_CB_MM_D6, "cb_mm_d6", CK_APMIXED_MMPLL,
> > 1, 6),
> > + PLL_FACTOR(CK_TOP_MM_D6_D2, "mm_d6_d2", CK_APMIXED_MMPLL,
> > 1, 12),
> > + PLL_FACTOR(CK_TOP_CB_MM_D8, "cb_mm_d8", CK_APMIXED_MMPLL,
> > 1, 8),
> > + PLL_FACTOR(CK_TOP_CB_APLL2_196M, "cb_apll2_196m",
> > CK_APMIXED_APLL2, 1,
> > + 1),
> > + PLL_FACTOR(CK_TOP_APLL2_D2, "apll2_d2", CK_APMIXED_APLL2,
> > 1, 2),
> > + PLL_FACTOR(CK_TOP_APLL2_D4, "apll2_d4", CK_APMIXED_APLL2,
> > 1, 4),
> > + PLL_FACTOR(CK_TOP_NET1_2500M, "net1_2500m",
> > CK_APMIXED_NET1PLL, 1, 1),
> > + PLL_FACTOR(CK_TOP_CB_NET1_D4, "cb_net1_d4",
> > CK_APMIXED_NET1PLL, 1, 4),
> > + PLL_FACTOR(CK_TOP_CB_NET1_D5, "cb_net1_d5",
> > CK_APMIXED_NET1PLL, 1, 5),
> > + PLL_FACTOR(CK_TOP_NET1_D5_D2, "net1_d5_d2",
> > CK_APMIXED_NET1PLL, 1, 10),
> > + PLL_FACTOR(CK_TOP_NET1_D5_D4, "net1_d5_d4",
> > CK_APMIXED_NET1PLL, 1, 20),
> > + PLL_FACTOR(CK_TOP_CB_NET1_D8, "cb_net1_d8",
> > CK_APMIXED_NET1PLL, 1, 8),
> > + PLL_FACTOR(CK_TOP_NET1_D8_D2, "net1_d8_d2",
> > CK_APMIXED_NET1PLL, 1, 16),
> > + PLL_FACTOR(CK_TOP_NET1_D8_D4, "net1_d8_d4",
> > CK_APMIXED_NET1PLL, 1, 32),
> > + PLL_FACTOR(CK_TOP_CB_NET2_800M, "cb_net2_800m",
> > CK_APMIXED_NET2PLL, 1,
> > + 1),
> > + PLL_FACTOR(CK_TOP_CB_NET2_D2, "cb_net2_d2",
> > CK_APMIXED_NET2PLL, 1, 2),
> > + PLL_FACTOR(CK_TOP_CB_NET2_D4, "cb_net2_d4",
> > CK_APMIXED_NET2PLL, 1, 4),
> > + PLL_FACTOR(CK_TOP_NET2_D4_D2, "net2_d4_d2",
> > CK_APMIXED_NET2PLL, 1, 8),
> > + PLL_FACTOR(CK_TOP_NET2_D4_D4, "net2_d4_d4",
> > CK_APMIXED_NET2PLL, 1, 16),
> > + PLL_FACTOR(CK_TOP_CB_NET2_D6, "cb_net2_d6",
> > CK_APMIXED_NET2PLL, 1, 6),
> > + PLL_FACTOR(CK_TOP_CB_WEDMCU_208M, "cb_wedmcu_208m",
> > + CK_APMIXED_WEDMCUPLL, 1, 1),
> > + PLL_FACTOR(CK_TOP_CB_SGM_325M, "cb_sgm_325m",
> > CK_APMIXED_SGMPLL, 1, 1),
> > + TOP_FACTOR(CK_TOP_CKSQ_40M_D2, "cksq_40m_d2",
> > CK_TOP_CB_CKSQ_40M, 1, 2),
> > + TOP_FACTOR(CK_TOP_CB_RTC_32K, "cb_rtc_32k",
> > CK_TOP_CB_CKSQ_40M, 1,
> > + 1250),
> > + TOP_FACTOR(CK_TOP_CB_RTC_32P7K, "cb_rtc_32p7k",
> > CK_TOP_CB_CKSQ_40M, 1,
> > + 1220),
> > + TOP_FACTOR(CK_TOP_USB_TX250M, "usb_tx250m",
> > CK_TOP_CB_CKSQ_40M, 1, 1),
> > + TOP_FACTOR(CK_TOP_FAUD, "faud", CK_TOP_CB_CKSQ_40M, 1, 1),
> > + TOP_FACTOR(CK_TOP_NFI1X, "nfi1x", CK_TOP_NFI1X_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_USB_EQ_RX250M, "usb_eq_rx250m",
> > CK_TOP_CB_CKSQ_40M, 1,
> > + 1),
> > + TOP_FACTOR(CK_TOP_USB_CDR_CK, "usb_cdr",
> > CK_TOP_CB_CKSQ_40M, 1, 1),
> > + TOP_FACTOR(CK_TOP_USB_LN0_CK, "usb_ln0",
> > CK_TOP_CB_CKSQ_40M, 1, 1),
> > + TOP_FACTOR(CK_TOP_SPINFI_BCK, "spinfi_bck",
> > CK_TOP_SPINFI_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_SPI, "spi", CK_TOP_SPI_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_SPIM_MST, "spim_mst",
> > CK_TOP_SPIM_MST_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_UART_BCK, "uart_bck", CK_TOP_UART_SEL,
> > 1, 1),
> > + TOP_FACTOR(CK_TOP_PWM_BCK, "pwm_bck", CK_TOP_PWM_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_I2C_BCK, "i2c_bck", CK_TOP_I2C_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_PEXTP_TL, "pextp_tl",
> > CK_TOP_PEXTP_TL_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_EMMC_208M, "emmc_208m",
> > CK_TOP_EMMC_208M_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_EMMC_400M, "emmc_400m",
> > CK_TOP_EMMC_400M_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_DRAMC_REF, "dramc_ref",
> > CK_TOP_DRAMC_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_DRAMC_MD32, "dramc_md32",
> > CK_TOP_DRAMC_MD32_SEL, 1,
> > + 1),
> > + TOP_FACTOR(CK_TOP_SYSAXI, "sysaxi", CK_TOP_SYSAXI_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_SYSAPB, "sysapb", CK_TOP_SYSAPB_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_ARM_DB_MAIN, "arm_db_main",
> > CK_TOP_ARM_DB_MAIN_SEL, 1,
> > + 1),
> > + TOP_FACTOR(CK_TOP_AP2CNN_HOST, "ap2cnn_host",
> > CK_TOP_AP2CNN_HOST_SEL, 1,
> > + 1),
> > + TOP_FACTOR(CK_TOP_NETSYS, "netsys", CK_TOP_NETSYS_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_NETSYS_500M, "netsys_500m",
> > CK_TOP_NETSYS_500M_SEL, 1,
> > + 1),
> > + TOP_FACTOR(CK_TOP_NETSYS_WED_MCU, "netsys_wed_mcu",
> > + CK_TOP_NETSYS_MCU_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_NETSYS_2X, "netsys_2x",
> > CK_TOP_NETSYS_2X_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_SGM_325M, "sgm_325m",
> > CK_TOP_SGM_325M_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_SGM_REG, "sgm_reg", CK_TOP_SGM_REG_SEL,
> > 1, 1),
> > + TOP_FACTOR(CK_TOP_F26M, "csw_f26m", CK_TOP_F26M_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_EIP97B, "eip97b", CK_TOP_EIP97B_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_TOP_USB3_PHY, "usb3_phy",
> > CK_TOP_USB3_PHY_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_AUD, "aud", CK_TOP_FAUD, 1, 1),
> > + TOP_FACTOR(CK_TOP_A1SYS, "a1sys", CK_TOP_A1SYS_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_AUD_L, "aud_l", CK_TOP_AUD_L_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_A_TUNER, "a_tuner", CK_TOP_A_TUNER_SEL,
> > 1, 1),
> > + TOP_FACTOR(CK_TOP_U2U3_REF, "u2u3_ref", CK_TOP_U2U3_SEL,
> > 1, 1),
> > + TOP_FACTOR(CK_TOP_U2U3_SYS, "u2u3_sys",
> > CK_TOP_U2U3_SYS_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_U2U3_XHCI, "u2u3_xhci",
> > CK_TOP_U2U3_XHCI_SEL, 1, 1),
> > + TOP_FACTOR(CK_TOP_USB_FRMCNT, "usb_frmcnt",
> > CK_TOP_USB_FRMCNT_SEL, 1,
> > + 1),
> > +};
> > +
> > +/* TOPCKGEN MUX PARENTS */
> > +static const int nfi1x_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_MM_D4,
> > + CK_TOP_NET1_D8_D2, CK_TOP_CB
> > _NET2_D6,
> > + CK_TOP_CB_M_D4, CK_TOP_CB
> > _MM_D8,
> > + CK_TOP_NET1_D8_D4, CK_TOP_CB
> > _M_D8 };
> > +
> > +static const int spinfi_parents[] = { CK_TOP_CKSQ_40M_D2,
> > CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_NET1_D5_D4, CK_TOP_C
> > B_M_D4,
> > + CK_TOP_CB_MM_D8, CK_TOP_N
> > ET1_D8_D4,
> > + CK_TOP_MM_D6_D2, CK_TOP_C
> > B_M_D8 };
> > +
> > +static const int spi_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_M_D2,
> > + CK_TOP_CB_MM_D4, CK_TOP_NET1
> > _D8_D2,
> > + CK_TOP_CB_NET2_D6, CK_TOP_NET1
> > _D5_D4,
> > + CK_TOP_CB_M_D4, CK_TOP_NET1
> > _D8_D4 };
> > +
> > +static const int uart_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_M_D8,
> > + CK_TOP_M_D8_D2 };
> > +
> > +static const int pwm_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_NET1_D8_D2,
> > + CK_TOP_NET1_D5_D4, CK_TOP_CB_M
> > _D4,
> > + CK_TOP_M_D8_D2, CK_TOP_CB_R
> > TC_32K };
> > +
> > +static const int i2c_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_NET1_D5_D4,
> > + CK_TOP_CB_M_D4,
> > CK_TOP_NET1_D8_D4 };
> > +
> > +static const int pextp_tl_ck_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_NET1_D5_D4,
> > CK_TOP_CB_M_D4,
> > + CK_TOP_CB_RTC_32K };
> > +
> > +static const int emmc_208m_parents[] = {
> > + CK_TOP_CB_CKSQ_40M, CK_TOP_CB_M_D2, CK_TOP_CB_NET2_D4,
> > + CK_TOP_CB_APLL2_196M, CK_TOP_CB_MM_D4, CK_TOP_NET1_D8_D2,
> > + CK_TOP_CB_MM_D6
> > +};
> > +
> > +static const int emmc_400m_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_NET2_D2,
> > + CK_TOP_CB_MM_D2,
> > CK_TOP_CB_NET2_D2 };
> > +
> > +static const int csw_f26m_parents[] = { CK_TOP_CKSQ_40M_D2,
> > CK_TOP_M_D8_D2
> > };
> > +
> > +static const int dramc_md32_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_M_D2,
> > + CK_TOP_CB_WEDMCU_208M };
> > +
> > +static const int sysaxi_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_NET1_D8_D2
> > };
> > +
> > +static const int sysapb_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_M_D3_D2 };
> > +
> > +static const int arm_db_main_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_CB_NET2_D6 };
> > +
> > +static const int ap2cnn_host_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_NET1_D8_D4 };
> > +
> > +static const int netsys_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_MM_D2
> > };
> > +
> > +static const int netsys_500m_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_CB_NET1_D5 };
> > +
> > +static const int netsys_mcu_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_MM_720M,
> > + CK_TOP_CB_NET1_D4,
> > CK_TOP_CB_NET1_D5,
> > + CK_TOP_CB_M_416M };
> > +
> > +static const int netsys_2x_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_CB_NET2_800M,
> > + CK_TOP_CB_MM_720M };
> > +
> > +static const int sgm_325m_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_CB_SGM_325M };
> > +
> > +static const int sgm_reg_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_NET2_D4 };
> > +
> > +static const int eip97b_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_NET1_D5,
> > + CK_TOP_CB_M_416M,
> > CK_TOP_CB_MM_D2,
> > + CK_TOP_NET1_D5_D2 };
> > +
> > +static const int aud_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_APLL2_196M
> > };
> > +
> > +static const int a1sys_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_APLL2_D4 };
> > +
> > +static const int aud_l_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_CB_APLL2_196M,
> > + CK_TOP_M_D8_D2 };
> > +
> > +static const int a_tuner_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_APLL2_D4,
> > + CK_TOP_M_D8_D2 };
> > +
> > +static const int u2u3_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_M_D8_D2 };
> > +
> > +static const int u2u3_sys_parents[] = { CK_TOP_CB_CKSQ_40M,
> > CK_TOP_NET1_D5_D4 };
> > +
> > +static const int usb_frmcnt_parents[] = { CK_TOP_CB_CKSQ_40M,
> > + CK_TOP_CB_MM_D3_D5 };
> > +
> > +#define TOP_MUX(_id, _name, _parents, _mux_ofs, _mux_set_ofs,
> > _mux_clr_ofs,
> > \
> > + _shift, _width, _gate, _upd_ofs,
> > _upd) \
> > + {
> > \
> > + .id = _id, .mux_reg = _mux_ofs, .mux_set_reg =
> > _mux_set_ofs, \
> > + .mux_clr_reg = _mux_clr_ofs, .upd_reg =
> > _upd_ofs, \
> > + .upd_shift = _upd, .mux_shift =
> > _shift, \
> > + .mux_mask = BIT(_width) - 1, .gate_reg =
> > _mux_ofs, \
> > + .gate_shift = _gate, .parent =
> > _parents, \
> > + .num_parents =
> > ARRAY_SIZE(_parents), \
> > + .flags =
> > CLK_MUX_SETCLR_UPD, \
> > + }
> > +
> > +/* TOPCKGEN MUX_GATE */
> > +static const struct mtk_composite top_muxes[] = {
> > + TOP_MUX(CK_TOP_NFI1X_SEL, "nfi1x_sel", nfi1x_parents, 0x0,
> > 0x4, 0x8, 0,
> > + 3, 7, 0x1c0, 0),
> > + TOP_MUX(CK_TOP_SPINFI_SEL, "spinfi_sel", spinfi_parents,
> > 0x0, 0x4, 0x8,
> > + 8, 3, 15, 0x1c0, 1),
> > + TOP_MUX(CK_TOP_SPI_SEL, "spi_sel", spi_parents, 0x0, 0x4,
> > 0x8, 16, 3,
> > + 23, 0x1c0, 2),
> > + TOP_MUX(CK_TOP_SPIM_MST_SEL, "spim_mst_sel", spi_parents,
> > 0x0, 0x4, 0x8,
> > + 24, 3, 31, 0x1c0, 3),
> > + TOP_MUX(CK_TOP_UART_SEL, "uart_sel", uart_parents, 0x10,
> > 0x14, 0x18, 0,
> > + 2, 7, 0x1c0, 4),
> > + TOP_MUX(CK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x10,
> > 0x14, 0x18, 8, 3,
> > + 15, 0x1c0, 5),
> > + TOP_MUX(CK_TOP_I2C_SEL, "i2c_sel", i2c_parents, 0x10,
> > 0x14, 0x18, 16, 2,
> > + 23, 0x1c0, 6),
> > + TOP_MUX(CK_TOP_PEXTP_TL_SEL, "pextp_tl_ck_sel",
> > pextp_tl_ck_parents,
> > + 0x10, 0x14, 0x18, 24, 2, 31, 0x1c0, 7),
> > + TOP_MUX(CK_TOP_EMMC_208M_SEL, "emmc_208m_sel",
> > emmc_208m_parents, 0x20,
> > + 0x24, 0x28, 0, 3, 7, 0x1c0, 8),
> > + TOP_MUX(CK_TOP_EMMC_400M_SEL, "emmc_400m_sel",
> > emmc_400m_parents, 0x20,
> > + 0x24, 0x28, 8, 2, 15, 0x1c0, 9),
> > + TOP_MUX(CK_TOP_F26M_SEL, "csw_f26m_sel", csw_f26m_parents,
> > 0x20, 0x24,
> > + 0x28, 16, 1, 23, 0x1c0, 10),
> > + TOP_MUX(CK_TOP_DRAMC_SEL, "dramc_sel", csw_f26m_parents,
> > 0x20, 0x24,
> > + 0x28, 24, 1, 31, 0x1c0, 11),
> > + TOP_MUX(CK_TOP_DRAMC_MD32_SEL, "dramc_md32_sel",
> > dramc_md32_parents,
> > + 0x30, 0x34, 0x38, 0, 2, 7, 0x1c0, 12),
> > + TOP_MUX(CK_TOP_SYSAXI_SEL, "sysaxi_sel", sysaxi_parents,
> > 0x30, 0x34,
> > + 0x38, 8, 1, 15, 0x1c0, 13),
> > + TOP_MUX(CK_TOP_SYSAPB_SEL, "sysapb_sel", sysapb_parents,
> > 0x30, 0x34,
> > + 0x38, 16, 1, 23, 0x1c0, 14),
> > + TOP_MUX(CK_TOP_ARM_DB_MAIN_SEL, "arm_db_main_sel",
> > arm_db_main_parents,
> > + 0x30, 0x34, 0x38, 24, 1, 31, 0x1c0, 15),
> > + TOP_MUX(CK_TOP_AP2CNN_HOST_SEL, "ap2cnn_host_sel",
> > ap2cnn_host_parents,
> > + 0x40, 0x44, 0x48, 0, 1, 7, 0x1c0, 16),
> > + TOP_MUX(CK_TOP_NETSYS_SEL, "netsys_sel", netsys_parents,
> > 0x40, 0x44,
> > + 0x48, 8, 1, 15, 0x1c0, 17),
> > + TOP_MUX(CK_TOP_NETSYS_500M_SEL, "netsys_500m_sel",
> > netsys_500m_parents,
> > + 0x40, 0x44, 0x48, 16, 1, 23, 0x1c0, 18),
> > + TOP_MUX(CK_TOP_NETSYS_MCU_SEL, "netsys_mcu_sel",
> > netsys_mcu_parents,
> > + 0x40, 0x44, 0x48, 24, 3, 31, 0x1c0, 19),
> > + TOP_MUX(CK_TOP_NETSYS_2X_SEL, "netsys_2x_sel",
> > netsys_2x_parents, 0x50,
> > + 0x54, 0x58, 0, 2, 7, 0x1c0, 20),
> > + TOP_MUX(CK_TOP_SGM_325M_SEL, "sgm_325m_sel",
> > sgm_325m_parents, 0x50,
> > + 0x54, 0x58, 8, 1, 15, 0x1c0, 21),
> > + TOP_MUX(CK_TOP_SGM_REG_SEL, "sgm_reg_sel",
> > sgm_reg_parents, 0x50, 0x54,
> > + 0x58, 16, 1, 23, 0x1c0, 22),
> > + TOP_MUX(CK_TOP_EIP97B_SEL, "eip97b_sel", eip97b_parents,
> > 0x50, 0x54,
> > + 0x58, 24, 3, 31, 0x1c0, 23),
> > + TOP_MUX(CK_TOP_USB3_PHY_SEL, "usb3_phy_sel",
> > csw_f26m_parents, 0x60,
> > + 0x64, 0x68, 0, 1, 7, 0x1c0, 24),
> > + TOP_MUX(CK_TOP_AUD_SEL, "aud_sel", aud_parents, 0x60,
> > 0x64, 0x68, 8, 1,
> > + 15, 0x1c0, 25),
> > + TOP_MUX(CK_TOP_A1SYS_SEL, "a1sys_sel", a1sys_parents,
> > 0x60, 0x64, 0x68,
> > + 16, 1, 23, 0x1c0, 26),
> > + TOP_MUX(CK_TOP_AUD_L_SEL, "aud_l_sel", aud_l_parents,
> > 0x60, 0x64, 0x68,
> > + 24, 2, 31, 0x1c0, 27),
> > + TOP_MUX(CK_TOP_A_TUNER_SEL, "a_tuner_sel",
> > a_tuner_parents, 0x70, 0x74,
> > + 0x78, 0, 2, 7, 0x1c0, 28),
> > + TOP_MUX(CK_TOP_U2U3_SEL, "u2u3_sel", u2u3_parents, 0x70,
> > 0x74, 0x78, 8,
> > + 1, 15, 0x1c0, 29),
> > + TOP_MUX(CK_TOP_U2U3_SYS_SEL, "u2u3_sys_sel",
> > u2u3_sys_parents, 0x70,
> > + 0x74, 0x78, 16, 1, 23, 0x1c0, 30),
> > + TOP_MUX(CK_TOP_U2U3_XHCI_SEL, "u2u3_xhci_sel",
> > u2u3_sys_parents, 0x70,
> > + 0x74, 0x78, 24, 1, 31, 0x1c4, 0),
> > + TOP_MUX(CK_TOP_USB_FRMCNT_SEL, "usb_frmcnt_sel",
> > usb_frmcnt_parents,
> > + 0x80, 0x84, 0x88, 0, 1, 7, 0x1c4, 1),
> > +};
> > +
> > +/* INFRA FIXED DIV */
> > +static const struct mtk_fixed_factor infra_fixed_divs[] = {
> > + TOP_FACTOR(CK_INFRA_CK_F26M, "infra_ck_f26m",
> > CK_TOP_F26M_SEL, 1, 1),
> > + TOP_FACTOR(CK_INFRA_UART, "infra_uart", CK_TOP_UART_SEL,
> > 1, 1),
> > + TOP_FACTOR(CK_INFRA_ISPI0, "infra_ispi0", CK_TOP_SPI_SEL,
> > 1, 1),
> > + TOP_FACTOR(CK_INFRA_I2C, "infra_i2c", CK_TOP_I2C_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_INFRA_ISPI1, "infra_ispi1",
> > CK_TOP_SPIM_MST_SEL, 1, 1),
> > + TOP_FACTOR(CK_INFRA_PWM, "infra_pwm", CK_TOP_PWM_SEL, 1,
> > 1),
> > + TOP_FACTOR(CK_INFRA_66M_MCK, "infra_66m_mck",
> > CK_TOP_SYSAXI_SEL, 1, 2),
> > + TOP_FACTOR(CK_INFRA_CK_F32K, "infra_ck_f32k",
> > CK_TOP_CB_RTC_32P7K, 1,
> > + 1),
> > + TOP_FACTOR(CK_INFRA_PCIE_CK, "infra_pcie",
> > CK_TOP_PEXTP_TL_SEL, 1, 1),
> > + INFRA_FACTOR(CK_INFRA_PWM_BCK, "infra_pwm_bck",
> > CK_INFRA_PWM_BSEL, 1,
> > + 1),
> > + INFRA_FACTOR(CK_INFRA_PWM_CK1, "infra_pwm_ck1",
> > CK_INFRA_PWM1_SEL, 1,
> > + 1),
> > + INFRA_FACTOR(CK_INFRA_PWM_CK2, "infra_pwm_ck2",
> > CK_INFRA_PWM2_SEL, 1,
> > + 1),
> > + TOP_FACTOR(CK_INFRA_133M_HCK, "infra_133m_hck",
> > CK_TOP_SYSAXI, 1, 1),
> > + INFRA_FACTOR(CK_INFRA_66M_PHCK, "infra_66m_phck",
> > CK_INFRA_133M_HCK, 1,
> > + 1),
> > + TOP_FACTOR(CK_INFRA_FAUD_L_CK, "infra_faud_l",
> > CK_TOP_AUD_L, 1, 1),
> > + TOP_FACTOR(CK_INFRA_FAUD_AUD_CK, "infra_faud_aud",
> > CK_TOP_A1SYS, 1, 1),
> > + TOP_FACTOR(CK_INFRA_FAUD_EG2_CK, "infra_faud_eg2",
> > CK_TOP_A_TUNER, 1,
> > + 1),
> > + TOP_FACTOR(CK_INFRA_I2CS_CK, "infra_i2cs", CK_TOP_I2C_BCK,
> > 1, 1),
> > + INFRA_FACTOR(CK_INFRA_MUX_UART0, "infra_mux_uart0",
> > CK_INFRA_UART0_SEL,
> > + 1, 1),
> > + INFRA_FACTOR(CK_INFRA_MUX_UART1, "infra_mux_uart1",
> > CK_INFRA_UART1_SEL,
> > + 1, 1),
> > + INFRA_FACTOR(CK_INFRA_MUX_UART2, "infra_mux_uart2",
> > CK_INFRA_UART2_SEL,
> > + 1, 1),
> > + TOP_FACTOR(CK_INFRA_NFI_CK, "infra_nfi", CK_TOP_NFI1X, 1,
> > 1),
> > + TOP_FACTOR(CK_INFRA_SPINFI_CK, "infra_spinfi",
> > CK_TOP_SPINFI_BCK, 1, 1),
> > + INFRA_FACTOR(CK_INFRA_MUX_SPI0, "infra_mux_spi0",
> > CK_INFRA_SPI0_SEL, 1,
> > + 1),
> > + INFRA_FACTOR(CK_INFRA_MUX_SPI1, "infra_mux_spi1",
> > CK_INFRA_SPI1_SEL, 1,
> > + 1),
> > + INFRA_FACTOR(CK_INFRA_MUX_SPI2, "infra_mux_spi2",
> > CK_INFRA_SPI2_SEL, 1,
> > + 1),
> > + TOP_FACTOR(CK_INFRA_RTC_32K, "infra_rtc_32k",
> > CK_TOP_CB_RTC_32K, 1, 1),
> > + TOP_FACTOR(CK_INFRA_FMSDC_CK, "infra_fmsdc",
> > CK_TOP_EMMC_400M, 1, 1),
> > + TOP_FACTOR(CK_INFRA_FMSDC_HCK_CK, "infra_fmsdc_hck",
> > CK_TOP_EMMC_208M,
> > + 1, 1),
> > + TOP_FACTOR(CK_INFRA_PERI_133M, "infra_peri_133m",
> > CK_TOP_SYSAXI, 1, 1),
> > + TOP_FACTOR(CK_INFRA_133M_PHCK, "infra_133m_phck",
> > CK_TOP_SYSAXI, 1, 1),
> > + TOP_FACTOR(CK_INFRA_USB_SYS_CK, "infra_usb_sys",
> > CK_TOP_U2U3_SYS, 1, 1),
> > + TOP_FACTOR(CK_INFRA_USB_CK, "infra_usb", CK_TOP_U2U3_REF,
> > 1, 1),
> > + TOP_FACTOR(CK_INFRA_USB_XHCI_CK, "infra_usb_xhci",
> > CK_TOP_U2U3_XHCI, 1,
> > + 1),
> > + TOP_FACTOR(CK_INFRA_PCIE_GFMUX_TL_O_PRE, "infra_pcie_mux",
> > + CK_TOP_PEXTP_TL, 1, 1),
> > + TOP_FACTOR(CK_INFRA_F26M_CK0, "infra_f26m_ck0",
> > CK_TOP_F26M, 1, 1),
> > + TOP_FACTOR(CK_INFRA_133M_MCK, "infra_133m_mck",
> > CK_TOP_SYSAXI, 1, 1),
> > +};
> > +
> > +/* INFRASYS MUX PARENTS */
> > +static const int infra_uart0_parents[] = { CK_INFRA_CK_F26M,
> > CK_INFRA_UART
> > };
> > +
> > +static const int infra_spi0_parents[] = { CK_INFRA_I2C,
> > CK_INFRA_ISPI0 };
> > +
> > +static const int infra_spi1_parents[] = { CK_INFRA_I2C,
> > CK_INFRA_ISPI1 };
> > +
> > +static const int infra_pwm1_parents[] = { -1, -1, -1, CK_INFRA_PWM
> > };
> > +
> > +static const int infra_pwm_bsel_parents[] = { -1, -1, -1,
> > CK_INFRA_PWM };
> > +
> > +static const int infra_pcie_parents[] = { CK_INFRA_CK_F32K,
> > CK_INFRA_CK_F26M,
> > + CK_TOP_CB_CKSQ_40M,
> > CK_INFRA_PCIE_CK};
> > +
> > +#define INFRA_MUX(_id, _name, _parents, _reg, _shift, _width)
> > \
> > + {
> > \
> > + .id = _id, .mux_reg = (_reg) +
> > 0x8, \
> > + .mux_set_reg = (_reg) + 0x0, .mux_clr_reg = (_reg)
> > + 0x4, \
> > + .mux_shift = _shift, .mux_mask = BIT(_width) -
> > 1, \
> > + .parent = _parents, .num_parents =
> > ARRAY_SIZE(_parents), \
> > + .flags = CLK_MUX_SETCLR_UPD |
> > CLK_PARENT_INFRASYS, \
> > + }
> > +
> > +/* INFRA MUX */
> > +static const struct mtk_composite infra_muxes[] = {
> > + INFRA_MUX(CK_INFRA_UART0_SEL, "infra_uart0_sel",
> > infra_uart0_parents,
> > + 0x10, 0, 1),
> > + INFRA_MUX(CK_INFRA_UART1_SEL, "infra_uart1_sel",
> > infra_uart0_parents,
> > + 0x10, 1, 1),
> > + INFRA_MUX(CK_INFRA_UART2_SEL, "infra_uart2_sel",
> > infra_uart0_parents,
> > + 0x10, 2, 1),
> > + INFRA_MUX(CK_INFRA_SPI0_SEL, "infra_spi0_sel",
> > infra_spi0_parents, 0x10,
> > + 4, 1),
> > + INFRA_MUX(CK_INFRA_SPI1_SEL, "infra_spi1_sel",
> > infra_spi1_parents, 0x10,
> > + 5, 1),
> > + INFRA_MUX(CK_INFRA_SPI2_SEL, "infra_spi2_sel",
> > infra_spi0_parents, 0x10,
> > + 6, 1),
> > + INFRA_MUX(CK_INFRA_PWM1_SEL, "infra_pwm1_sel",
> > infra_pwm1_parents, 0x10,
> > + 9, 2),
> > + INFRA_MUX(CK_INFRA_PWM2_SEL, "infra_pwm2_sel",
> > infra_pwm1_parents, 0x10,
> > + 11, 2),
> > + INFRA_MUX(CK_INFRA_PWM_BSEL, "infra_pwm_bsel",
> > infra_pwm_bsel_parents,
> > + 0x10, 13, 2),
> > + INFRA_MUX(CK_INFRA_PCIE_SEL, "infra_pcie_sel",
> > infra_pcie_parents, 0x20,
> > + 0, 2),
> > +};
> > +
> > +static const struct mtk_gate_regs infra_0_cg_regs = {
> > + .set_ofs = 0x40,
> > + .clr_ofs = 0x44,
> > + .sta_ofs = 0x48,
> > +};
> > +
> > +static const struct mtk_gate_regs infra_1_cg_regs = {
> > + .set_ofs = 0x50,
> > + .clr_ofs = 0x54,
> > + .sta_ofs = 0x58,
> > +};
> > +
> > +static const struct mtk_gate_regs infra_2_cg_regs = {
> > + .set_ofs = 0x60,
> > + .clr_ofs = 0x64,
> > + .sta_ofs = 0x68,
> > +};
> > +
> > +#define GATE_INFRA0(_id, _name, _parent, _shift)
> > \
> > + {
> > \
> > + .id = _id, .parent = _parent, .regs =
> > &infra_0_cg_regs, \
> > + .shift =
> > _shift, \
> > + .flags = CLK_GATE_SETCLR |
> > CLK_PARENT_INFRASYS, \
> > + }
> > +
> > +#define GATE_INFRA1(_id, _name, _parent, _shift)
> > \
> > + {
> > \
> > + .id = _id, .parent = _parent, .regs =
> > &infra_1_cg_regs, \
> > + .shift =
> > _shift, \
> > + .flags = CLK_GATE_SETCLR |
> > CLK_PARENT_INFRASYS, \
> > + }
> > +
> > +#define GATE_INFRA2(_id, _name, _parent, _shift)
> > \
> > + {
> > \
> > + .id = _id, .parent = _parent, .regs =
> > &infra_2_cg_regs, \
> > + .shift =
> > _shift, \
> > + .flags = CLK_GATE_SETCLR |
> > CLK_PARENT_INFRASYS, \
> > + }
> > +
> > +/* INFRA GATE */
> > +static const struct mtk_gate infracfg_ao_gates[] = {
> > + GATE_INFRA0(CK_INFRA_GPT_STA, "infra_gpt_sta",
> > CK_INFRA_66M_MCK, 0),
> > + GATE_INFRA0(CK_INFRA_PWM_HCK, "infra_pwm_hck",
> > CK_INFRA_66M_MCK, 1),
> > + GATE_INFRA0(CK_INFRA_PWM_STA, "infra_pwm_sta",
> > CK_INFRA_PWM_BCK, 2),
> > + GATE_INFRA0(CK_INFRA_PWM1_CK, "infra_pwm1",
> > CK_INFRA_PWM_CK1, 3),
> > + GATE_INFRA0(CK_INFRA_PWM2_CK, "infra_pwm2",
> > CK_INFRA_PWM_CK2, 4),
> > + GATE_INFRA0(CK_INFRA_CQ_DMA_CK, "infra_cq_dma",
> > CK_INFRA_133M_HCK, 6),
> > + GATE_INFRA0(CK_INFRA_AUD_BUS_CK, "infra_aud_bus",
> > CK_INFRA_66M_PHCK, 8),
> > + GATE_INFRA0(CK_INFRA_AUD_26M_CK, "infra_aud_26m",
> > CK_INFRA_CK_F26M, 9),
> > + GATE_INFRA0(CK_INFRA_AUD_L_CK, "infra_aud_l",
> > CK_INFRA_FAUD_L_CK, 10),
> > + GATE_INFRA0(CK_INFRA_AUD_AUD_CK, "infra_aud_aud",
> > CK_INFRA_FAUD_AUD_CK,
> > + 11),
> > + GATE_INFRA0(CK_INFRA_AUD_EG2_CK, "infra_aud_eg2",
> > CK_INFRA_FAUD_EG2_CK,
> > + 13),
> > + GATE_INFRA0(CK_INFRA_DRAMC_26M_CK, "infra_dramc_26m",
> > CK_INFRA_CK_F26M,
> > + 14),
> > + GATE_INFRA0(CK_INFRA_DBG_CK, "infra_dbg",
> > CK_INFRA_66M_MCK, 15),
> > + GATE_INFRA0(CK_INFRA_AP_DMA_CK, "infra_ap_dma",
> > CK_INFRA_66M_MCK, 16),
> > + GATE_INFRA0(CK_INFRA_SEJ_CK, "infra_sej",
> > CK_INFRA_66M_MCK, 24),
> > + GATE_INFRA0(CK_INFRA_SEJ_13M_CK, "infra_sej_13m",
> > CK_INFRA_CK_F26M, 25),
> > + GATE_INFRA1(CK_INFRA_THERM_CK, "infra_therm",
> > CK_INFRA_CK_F26M, 0),
> > + GATE_INFRA1(CK_INFRA_I2CO_CK, "infra_i2co",
> > CK_INFRA_I2CS_CK, 1),
> > + GATE_INFRA1(CK_INFRA_UART0_CK, "infra_uart0",
> > CK_INFRA_MUX_UART0, 2),
> > + GATE_INFRA1(CK_INFRA_UART1_CK, "infra_uart1",
> > CK_INFRA_MUX_UART1, 3),
> > + GATE_INFRA1(CK_INFRA_UART2_CK, "infra_uart2",
> > CK_INFRA_MUX_UART2, 4),
> > + GATE_INFRA1(CK_INFRA_SPI2_CK, "infra_spi2",
> > CK_INFRA_MUX_SPI2, 6),
> > + GATE_INFRA1(CK_INFRA_SPI2_HCK_CK, "infra_spi2_hck",
> > CK_INFRA_66M_MCK,
> > + 7),
> > + GATE_INFRA1(CK_INFRA_NFI1_CK, "infra_nfi1",
> > CK_INFRA_NFI_CK, 8),
> > + GATE_INFRA1(CK_INFRA_SPINFI1_CK, "infra_spinfi1",
> > CK_INFRA_SPINFI_CK,
> > + 9),
> > + GATE_INFRA1(CK_INFRA_NFI_HCK_CK, "infra_nfi_hck",
> > CK_INFRA_66M_MCK, 10),
> > + GATE_INFRA1(CK_INFRA_SPI0_CK, "infra_spi0",
> > CK_INFRA_MUX_SPI0, 11),
> > + GATE_INFRA1(CK_INFRA_SPI1_CK, "infra_spi1",
> > CK_INFRA_MUX_SPI1, 12),
> > + GATE_INFRA1(CK_INFRA_SPI0_HCK_CK, "infra_spi0_hck",
> > CK_INFRA_66M_MCK,
> > + 13),
> > + GATE_INFRA1(CK_INFRA_SPI1_HCK_CK, "infra_spi1_hck",
> > CK_INFRA_66M_MCK,
> > + 14),
> > + GATE_INFRA1(CK_INFRA_FRTC_CK, "infra_frtc",
> > CK_INFRA_RTC_32K, 15),
> > + GATE_INFRA1(CK_INFRA_MSDC_CK, "infra_msdc",
> > CK_INFRA_FMSDC_CK, 16),
> > + GATE_INFRA1(CK_INFRA_MSDC_HCK_CK, "infra_msdc_hck",
> > + CK_INFRA_FMSDC_HCK_CK, 17),
> > + GATE_INFRA1(CK_INFRA_MSDC_133M_CK, "infra_msdc_133m",
> > + CK_INFRA_PERI_133M, 18),
> > + GATE_INFRA1(CK_INFRA_MSDC_66M_CK, "infra_msdc_66m",
> > CK_INFRA_66M_PHCK,
> > + 19),
> > + GATE_INFRA1(CK_INFRA_ADC_26M_CK, "infra_adc_26m",
> > CK_TOP_F26M, 20),
> > + GATE_INFRA1(CK_INFRA_ADC_FRC_CK, "infra_adc_frc",
> > CK_TOP_F26M, 21),
> > + GATE_INFRA1(CK_INFRA_FBIST2FPC_CK, "infra_fbist2fpc",
> > CK_INFRA_NFI_CK,
> > + 23),
> > + GATE_INFRA1(CK_INFRA_I2C_MCK_CK, "infra_i2c_mck",
> > CK_INFRA_133M_MCK,
> > + 25),
> > + GATE_INFRA1(CK_INFRA_I2C_PCK_CK, "infra_i2c_pck",
> > CK_INFRA_66M_MCK, 26),
> > + GATE_INFRA2(CK_INFRA_IUSB_133_CK, "infra_iusb_133",
> > CK_INFRA_133M_PHCK,
> > + 0),
> > + GATE_INFRA2(CK_INFRA_IUSB_66M_CK, "infra_iusb_66m",
> > CK_INFRA_66M_PHCK,
> > + 1),
> > + GATE_INFRA2(CK_INFRA_IUSB_SYS_CK, "infra_iusb_sys",
> > CK_INFRA_USB_SYS_CK,
> > + 2),
> > + GATE_INFRA2(CK_INFRA_IUSB_CK, "infra_iusb",
> > CK_INFRA_USB_CK, 3),
> > + GATE_INFRA2(CK_INFRA_IPCIE_CK, "infra_ipcie",
> > + CK_INFRA_PCIE_GFMUX_TL_O_PRE, 12),
> > + GATE_INFRA2(CK_INFRA_IPCIER_CK, "infra_ipcier",
> > CK_INFRA_F26M_CK0, 14),
> > + GATE_INFRA2(CK_INFRA_IPCIEB_CK, "infra_ipcieb",
> > CK_INFRA_133M_PHCK, 15),
> > +};
> > +
> > +static const struct mtk_clk_tree mt7981_fixed_pll_clk_tree = {
> > + .fdivs_offs = CLK_APMIXED_NR_CLK,
> > + .xtal_rate = 40 * MHZ,
> > + .fclks = fixed_pll_clks,
> > +};
> > +
> > +static const struct mtk_clk_tree mt7981_topckgen_clk_tree = {
> > + .fdivs_offs = CK_TOP_CB_M_416M,
> > + .muxes_offs = CK_TOP_NFI1X_SEL,
> > + .fclks = top_fixed_clks,
> > + .fdivs = top_fixed_divs,
> > + .muxes = top_muxes,
> > + .flags = CLK_BYPASS_XTAL,
> > +};
> > +
> > +static const struct mtk_clk_tree mt7981_infracfg_clk_tree = {
> > + .fdivs_offs = CK_INFRA_CK_F26M,
> > + .muxes_offs = CK_INFRA_UART0_SEL,
> > + .fdivs = infra_fixed_divs,
> > + .muxes = infra_muxes,
> > +};
> > +
> > +static const struct udevice_id mt7981_fixed_pll_compat[] = {
> > + { .compatible = "mediatek,mt7981-fixed-plls" },
> > + {}
> > +};
> > +
> > +static const struct udevice_id mt7981_topckgen_compat[] = {
> > + { .compatible = "mediatek,mt7981-topckgen" },
> > + {}
> > +};
> > +
> > +static int mt7981_fixed_pll_probe(struct udevice *dev)
> > +{
> > + return mtk_common_clk_init(dev,
> > &mt7981_fixed_pll_clk_tree);
> > +}
> > +
> > +static int mt7981_topckgen_probe(struct udevice *dev)
> > +{
> > + struct mtk_clk_priv *priv = dev_get_priv(dev);
> > +
> > + priv->base = dev_read_addr_ptr(dev);
> > + writel(MT7981_CLK_PDN_EN_WRITE, priv->base +
> > MT7981_CLK_PDN);
> > + return mtk_common_clk_init(dev,
> > &mt7981_topckgen_clk_tree);
> > +}
> > +
> > +U_BOOT_DRIVER(mtk_clk_apmixedsys) = {
> > + .name = "mt7981-clock-fixed-pll",
> > + .id = UCLASS_CLK,
> > + .of_match = mt7981_fixed_pll_compat,
> > + .probe = mt7981_fixed_pll_probe,
> > + .priv_auto = sizeof(struct mtk_clk_priv),
> > + .ops = &mtk_clk_topckgen_ops,
> > + .flags = DM_FLAG_PRE_RELOC,
> > +};
> > +
> > +U_BOOT_DRIVER(mtk_clk_topckgen) = {
> > + .name = "mt7981-clock-topckgen",
> > + .id = UCLASS_CLK,
> > + .of_match = mt7981_topckgen_compat,
> > + .probe = mt7981_topckgen_probe,
> > + .priv_auto = sizeof(struct mtk_clk_priv),
> > + .ops = &mtk_clk_topckgen_ops,
> > + .flags = DM_FLAG_PRE_RELOC,
> > +};
> > +
> > +static const struct udevice_id mt7981_infracfg_compat[] = {
> > + { .compatible = "mediatek,mt7981-infracfg" },
> > + {}
> > +};
> > +
> > +static const struct udevice_id mt7981_infracfg_ao_compat[] = {
> > + { .compatible = "mediatek,mt7981-infracfg_ao" },
> > + {}
> > +};
> > +
> > +static int mt7981_infracfg_probe(struct udevice *dev)
> > +{
> > + return mtk_common_clk_init(dev,
> > &mt7981_infracfg_clk_tree);
> > +}
> > +
> > +static int mt7981_infracfg_ao_probe(struct udevice *dev)
> > +{
> > + return mtk_common_clk_gate_init(dev,
> > &mt7981_infracfg_clk_tree,
> > + infracfg_ao_gates);
> > +}
> > +
> > +U_BOOT_DRIVER(mtk_clk_infracfg) = {
> > + .name = "mt7981-clock-infracfg",
> > + .id = UCLASS_CLK,
> > + .of_match = mt7981_infracfg_compat,
> > + .probe = mt7981_infracfg_probe,
> > + .priv_auto = sizeof(struct mtk_clk_priv),
> > + .ops = &mtk_clk_infrasys_ops,
> > + .flags = DM_FLAG_PRE_RELOC,
> > +};
> > +
> > +U_BOOT_DRIVER(mtk_clk_infracfg_ao) = {
> > + .name = "mt7981-clock-infracfg-ao",
> > + .id = UCLASS_CLK,
> > + .of_match = mt7981_infracfg_ao_compat,
> > + .probe = mt7981_infracfg_ao_probe,
> > + .priv_auto = sizeof(struct mtk_cg_priv),
> > + .ops = &mtk_clk_gate_ops,
> > + .flags = DM_FLAG_PRE_RELOC,
> > +};
> > +
> > +/* ethsys */
> > +static const struct mtk_gate_regs eth_cg_regs = {
> > + .set_ofs = 0x30,
> > + .clr_ofs = 0x30,
> > + .sta_ofs = 0x30,
> > +};
> > +
> > +#define GATE_ETH(_id, _name, _parent, _shift)
> > \
> > + {
> > \
> > + .id = _id, .parent = _parent, .regs =
> > ð_cg_regs, \
> > + .shift =
> > _shift, \
> > + .flags = CLK_GATE_NO_SETCLR_INV |
> > CLK_PARENT_TOPCKGEN, \
> > + }
> > +
> > +static const struct mtk_gate eth_cgs[] = {
> > + GATE_ETH(CK_ETH_FE_EN, "eth_fe_en", CK_TOP_NETSYS_2X, 6),
> > + GATE_ETH(CK_ETH_GP2_EN, "eth_gp2_en", CK_TOP_SGM_325M, 7),
> > + GATE_ETH(CK_ETH_GP1_EN, "eth_gp1_en", CK_TOP_SGM_325M, 8),
> > + GATE_ETH(CK_ETH_WOCPU0_EN, "eth_wocpu0_en",
> > CK_TOP_NETSYS_WED_MCU, 15),
> > +};
> > +
> > +static int mt7981_ethsys_probe(struct udevice *dev)
> > +{
> > + return mtk_common_clk_gate_init(dev,
> > &mt7981_topckgen_clk_tree,
> > + eth_cgs);
> > +}
> > +
> > +static int mt7981_ethsys_bind(struct udevice *dev)
> > +{
> > + int ret = 0;
> > +
> > +#if CONFIG_IS_ENABLED(RESET_MEDIATEK)
> > + ret = mediatek_reset_bind(dev, ETHSYS_HIFSYS_RST_CTRL_OFS,
> > 1);
> > + if (ret)
> > + debug("Warning: failed to bind reset
> > controller\n");
> > +#endif
> > +
> > + return ret;
> > +}
> > +
> > +static const struct udevice_id mt7981_ethsys_compat[] = {
> > + { .compatible = "mediatek,mt7981-ethsys", },
> > + {}
> > +};
> > +
> > +U_BOOT_DRIVER(mtk_clk_ethsys) = {
> > + .name = "mt7981-clock-ethsys",
> > + .id = UCLASS_CLK,
> > + .of_match = mt7981_ethsys_compat,
> > + .probe = mt7981_ethsys_probe,
> > + .bind = mt7981_ethsys_bind,
> > + .priv_auto = sizeof(struct mtk_cg_priv),
> > + .ops = &mtk_clk_gate_ops,
> > +};
> > diff --git a/include/dt-bindings/clock/mt7981-clk.h
> > b/include/dt-bindings/clock/mt7981-clk.h
> > new file mode 100644
> > index 0000000000..e24c759e49
> > --- /dev/null
> > +++ b/include/dt-bindings/clock/mt7981-clk.h
> > @@ -0,0 +1,267 @@
> > +/* SPDX-License-Identifier: GPL-2.0 */
> > +/*
> > + * Copyright (C) 2022 MediaTek Inc. All rights reserved.
> > + *
> > + * Author: Sam Shih <sam.shih at mediatek.com>
> > + */
> > +
> > +#ifndef _DT_BINDINGS_CLK_MT7981_H
> > +#define _DT_BINDINGS_CLK_MT7981_H
> > +
> > +/* INFRACFG */
> > +
> > +#define CK_INFRA_CK_F26M 0
> > +#define CK_INFRA_UART 1
> > +#define CK_INFRA_ISPI0 2
> > +#define CK_INFRA_I2C 3
> > +#define CK_INFRA_ISPI1 4
> > +#define CK_INFRA_PWM 5
> > +#define CK_INFRA_66M_MCK 6
> > +#define CK_INFRA_CK_F32K 7
> > +#define CK_INFRA_PCIE_CK 8
> > +#define CK_INFRA_PWM_BCK 9
> > +#define CK_INFRA_PWM_CK1 10
> > +#define CK_INFRA_PWM_CK2 11
> > +#define CK_INFRA_133M_HCK 12
> > +#define CK_INFRA_66M_PHCK 13
> > +#define CK_INFRA_FAUD_L_CK 14
> > +#define CK_INFRA_FAUD_AUD_CK 15
> > +#define CK_INFRA_FAUD_EG2_CK 16
> > +#define CK_INFRA_I2CS_CK 17
> > +#define CK_INFRA_MUX_UART0 18
> > +#define CK_INFRA_MUX_UART1 19
> > +#define CK_INFRA_MUX_UART2 20
> > +#define CK_INFRA_NFI_CK 21
> > +#define CK_INFRA_SPINFI_CK 22
> > +#define CK_INFRA_MUX_SPI0 23
> > +#define CK_INFRA_MUX_SPI1 24
> > +#define CK_INFRA_MUX_SPI2 25
> > +#define CK_INFRA_RTC_32K 26
> > +#define CK_INFRA_FMSDC_CK 27
> > +#define CK_INFRA_FMSDC_HCK_CK 28
> > +#define CK_INFRA_PERI_133M 29
> > +#define CK_INFRA_133M_PHCK 30
> > +#define CK_INFRA_USB_SYS_CK 31
> > +#define CK_INFRA_USB_CK 32
> > +#define CK_INFRA_USB_XHCI_CK 33
> > +#define CK_INFRA_PCIE_GFMUX_TL_O_PRE 34
> > +#define CK_INFRA_F26M_CK0 35
> > +#define CK_INFRA_133M_MCK 36
> > +#define CLK_INFRA_NR_CLK 37
> > +
> > +/* TOPCKGEN */
> > +
> > +#define CK_TOP_CB_CKSQ_40M 0
> > +#define CK_TOP_CB_M_416M 1
> > +#define CK_TOP_CB_M_D2 2
> > +#define CK_TOP_CB_M_D3 3
> > +#define CK_TOP_M_D3_D2 4
> > +#define CK_TOP_CB_M_D4 5
> > +#define CK_TOP_CB_M_D8 6
> > +#define CK_TOP_M_D8_D2 7
> > +#define CK_TOP_CB_MM_720M 8
> > +#define CK_TOP_CB_MM_D2 9
> > +#define CK_TOP_CB_MM_D3 10
> > +#define CK_TOP_CB_MM_D3_D5 11
> > +#define CK_TOP_CB_MM_D4 12
> > +#define CK_TOP_CB_MM_D6 13
> > +#define CK_TOP_MM_D6_D2 14
> > +#define CK_TOP_CB_MM_D8 15
> > +#define CK_TOP_CB_APLL2_196M 16
> > +#define CK_TOP_APLL2_D2 17
> > +#define CK_TOP_APLL2_D4 18
> > +#define CK_TOP_NET1_2500M 19
> > +#define CK_TOP_CB_NET1_D4 20
> > +#define CK_TOP_CB_NET1_D5 21
> > +#define CK_TOP_NET1_D5_D2 22
> > +#define CK_TOP_NET1_D5_D4 23
> > +#define CK_TOP_CB_NET1_D8 24
> > +#define CK_TOP_NET1_D8_D2 25
> > +#define CK_TOP_NET1_D8_D4 26
> > +#define CK_TOP_CB_NET2_800M 27
> > +#define CK_TOP_CB_NET2_D2 28
> > +#define CK_TOP_CB_NET2_D4 29
> > +#define CK_TOP_NET2_D4_D2 30
> > +#define CK_TOP_NET2_D4_D4 31
> > +#define CK_TOP_CB_NET2_D6 32
> > +#define CK_TOP_CB_WEDMCU_208M 33
> > +#define CK_TOP_CB_SGM_325M 34
> > +#define CK_TOP_CKSQ_40M_D2 35
> > +#define CK_TOP_CB_RTC_32K 36
> > +#define CK_TOP_CB_RTC_32P7K 37
> > +#define CK_TOP_USB_TX250M 38
> > +#define CK_TOP_FAUD 39
> > +#define CK_TOP_NFI1X 40
> > +#define CK_TOP_USB_EQ_RX250M 41
> > +#define CK_TOP_USB_CDR_CK 42
> > +#define CK_TOP_USB_LN0_CK 43
> > +#define CK_TOP_SPINFI_BCK 44
> > +#define CK_TOP_SPI 45
> > +#define CK_TOP_SPIM_MST 46
> > +#define CK_TOP_UART_BCK 47
> > +#define CK_TOP_PWM_BCK 48
> > +#define CK_TOP_I2C_BCK 49
> > +#define CK_TOP_PEXTP_TL 50
> > +#define CK_TOP_EMMC_208M 51
> > +#define CK_TOP_EMMC_400M 52
> > +#define CK_TOP_DRAMC_REF 53
> > +#define CK_TOP_DRAMC_MD32 54
> > +#define CK_TOP_SYSAXI 55
> > +#define CK_TOP_SYSAPB 56
> > +#define CK_TOP_ARM_DB_MAIN 57
> > +#define CK_TOP_AP2CNN_HOST 58
> > +#define CK_TOP_NETSYS 59
> > +#define CK_TOP_NETSYS_500M 60
> > +#define CK_TOP_NETSYS_WED_MCU 61
> > +#define CK_TOP_NETSYS_2X 62
> > +#define CK_TOP_SGM_325M 63
> > +#define CK_TOP_SGM_REG 64
> > +#define CK_TOP_F26M 65
> > +#define CK_TOP_EIP97B 66
> > +#define CK_TOP_USB3_PHY 67
> > +#define CK_TOP_AUD 68
> > +#define CK_TOP_A1SYS 69
> > +#define CK_TOP_AUD_L 70
> > +#define CK_TOP_A_TUNER 71
> > +#define CK_TOP_U2U3_REF 72
> > +#define CK_TOP_U2U3_SYS 73
> > +#define CK_TOP_U2U3_XHCI 74
> > +#define CK_TOP_USB_FRMCNT 75
> > +#define CK_TOP_NFI1X_SEL 76
> > +#define CK_TOP_SPINFI_SEL 77
> > +#define CK_TOP_SPI_SEL 78
> > +#define CK_TOP_SPIM_MST_SEL 79
> > +#define CK_TOP_UART_SEL 80
> > +#define CK_TOP_PWM_SEL 81
> > +#define CK_TOP_I2C_SEL 82
> > +#define CK_TOP_PEXTP_TL_SEL 83
> > +#define CK_TOP_EMMC_208M_SEL 84
> > +#define CK_TOP_EMMC_400M_SEL 85
> > +#define CK_TOP_F26M_SEL 86
> > +#define CK_TOP_DRAMC_SEL 87
> > +#define CK_TOP_DRAMC_MD32_SEL 88
> > +#define CK_TOP_SYSAXI_SEL 89
> > +#define CK_TOP_SYSAPB_SEL 90
> > +#define CK_TOP_ARM_DB_MAIN_SEL 91
> > +#define CK_TOP_AP2CNN_HOST_SEL 92
> > +#define CK_TOP_NETSYS_SEL 93
> > +#define CK_TOP_NETSYS_500M_SEL 94
> > +#define CK_TOP_NETSYS_MCU_SEL 95
> > +#define CK_TOP_NETSYS_2X_SEL 96
> > +#define CK_TOP_SGM_325M_SEL 97
> > +#define CK_TOP_SGM_REG_SEL 98
> > +#define CK_TOP_EIP97B_SEL 99
> > +#define CK_TOP_USB3_PHY_SEL 100
> > +#define CK_TOP_AUD_SEL 101
> > +#define CK_TOP_A1SYS_SEL 102
> > +#define CK_TOP_AUD_L_SEL 103
> > +#define CK_TOP_A_TUNER_SEL 104
> > +#define CK_TOP_U2U3_SEL 105
> > +#define CK_TOP_U2U3_SYS_SEL 106
> > +#define CK_TOP_U2U3_XHCI_SEL 107
> > +#define CK_TOP_USB_FRMCNT_SEL 108
> > +#define CLK_TOP_NR_CLK 109
> > +
> > +/*
> > + * INFRACFG_AO
> > + * clock muxes need to be append to infracfg domain, and clock
> > gates
> > + * need to be keep in infracgh_ao domain
> > + */
> > +#define INFRACFG_AO_OFFSET 10
> > +
> > +#define CK_INFRA_UART0_SEL (0 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_UART1_SEL (1 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_UART2_SEL (2 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_SPI0_SEL (3 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_SPI1_SEL (4 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_SPI2_SEL (5 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_PWM1_SEL (6 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_PWM2_SEL (7 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_PWM_BSEL (8 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_PCIE_SEL (9 + CLK_INFRA_NR_CLK)
> > +#define CK_INFRA_GPT_STA (10 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_PWM_HCK (11 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_PWM_STA (12 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_PWM1_CK (13 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_PWM2_CK (14 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_CQ_DMA_CK (15 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_AUD_BUS_CK (16 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_AUD_26M_CK (17 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_AUD_L_CK (18 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_AUD_AUD_CK (19 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_AUD_EG2_CK (20 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_DRAMC_26M_CK (21 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_DBG_CK (22 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_AP_DMA_CK (23 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SEJ_CK (24 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SEJ_13M_CK (25 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_THERM_CK (26 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_I2CO_CK (27 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_UART0_CK (28 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_UART1_CK (29 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_UART2_CK (30 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPI2_CK (31 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPI2_HCK_CK (32 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_NFI1_CK (33 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPINFI1_CK (34 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_NFI_HCK_CK (35 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPI0_CK (36 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPI1_CK (37 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPI0_HCK_CK (38 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_SPI1_HCK_CK (39 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_FRTC_CK (40 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_MSDC_CK (41 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_MSDC_HCK_CK (42 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_MSDC_133M_CK (43 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_MSDC_66M_CK (44 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_ADC_26M_CK (45 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_ADC_FRC_CK (46 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_FBIST2FPC_CK (47 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_I2C_MCK_CK (48 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_I2C_PCK_CK (49 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IUSB_133_CK (50 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IUSB_66M_CK (51 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IUSB_SYS_CK (52 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IUSB_CK (53 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IPCIE_CK (54 - INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IPCIER_CK (55 -
> > INFRACFG_AO_OFFSET)
> > +#define CK_INFRA_IPCIEB_CK (56 -
> > INFRACFG_AO_OFFSET)
> > +#define CLK_INFRA_AO_NR_CLK (57 -
> > INFRACFG_AO_OFFSET)
> > +
> > +/* APMIXEDSYS */
> > +
> > +#define CK_APMIXED_ARMPLL 0
> > +#define CK_APMIXED_NET2PLL 1
> > +#define CK_APMIXED_MMPLL 2
> > +#define CK_APMIXED_SGMPLL 3
> > +#define CK_APMIXED_WEDMCUPLL 4
> > +#define CK_APMIXED_NET1PLL 5
> > +#define CK_APMIXED_MPLL 6
> > +#define CK_APMIXED_APLL2 7
> > +#define CLK_APMIXED_NR_CLK 8
> > +
> > +/* SGMIISYS_0 */
> > +
> > +#define CK_SGM0_TX_EN 0
> > +#define CK_SGM0_RX_EN 1
> > +#define CK_SGM0_CK0_EN 2
> > +#define CK_SGM0_CDR_CK0_EN 3
> > +#define CLK_SGMII0_NR_CLK 4
> > +
> > +/* SGMIISYS_1 */
> > +
> > +#define CK_SGM1_TX_EN 0
> > +#define CK_SGM1_RX_EN 1
> > +#define CK_SGM1_CK1_EN 2
> > +#define CK_SGM1_CDR_CK1_EN 3
> > +#define CLK_SGMII1_NR_CLK 4
> > +
> > +/* ETHSYS */
> > +
> > +#define CK_ETH_FE_EN 0
> > +#define CK_ETH_GP2_EN 1
> > +#define CK_ETH_GP1_EN 2
> > +#define CK_ETH_WOCPU0_EN 3
> > +#define CLK_ETH_NR_CLK 4
> > +
> > +#endif /* _DT_BINDINGS_CLK_MT7981_H */
> >
>
> Reviewed-by: Sean Anderson <seanga2 at gmail.com>
>
> But perhaps these includes could be merged? They seem pretty similar.
Al though these .h seem similar, each chip has different register
definitions. They can't be merged.
More information about the U-Boot
mailing list