[PATCH 1/2] cache: add sifive private L2 cache driver
Leo Liang
ycliang at andestech.com
Thu Dec 21 11:02:56 CET 2023
On Thu, Dec 14, 2023 at 02:09:36PM +0000, Zong Li wrote:
> This driver is currently responsible for enabling the clock gating
> feature of SiFive pre core's private L2 cache.
>
> Signed-off-by: Zong Li <zong.li at sifive.com>
> ---
> drivers/cache/Kconfig | 7 +++++
> drivers/cache/Makefile | 1 +
> drivers/cache/cache-sifive-pl2.c | 44 ++++++++++++++++++++++++++++++++
> 3 files changed, 52 insertions(+)
> create mode 100644 drivers/cache/cache-sifive-pl2.c
Reviewed-by: Leo Yu-Chi Liang <ycliang at andestech.com>
More information about the U-Boot
mailing list