V3s - Ethernet and SPI NOR problems..
Simon Glass
sjg at chromium.org
Thu Feb 2 18:12:14 CET 2023
Hi,
On Fri, 13 Jan 2023 at 13:32, Serdar KOYLU <serdarkoylu at yahoo.com> wrote:
>
> Hello everyone.
> I works many custom V3s boards and tried many versions for u-boot. We find two main problems for our use case and seems all versions is useless for me. This comments for 2022.07 release..
Your email is garbled and it isn't clear what board you are using. Can
you try again?
For patches,see here:
https://u-boot.readthedocs.io/en/latest/develop/sending_patches.html
> 1. No valid ethernet support on implementation. We found two case:
> a. No required CLK_GATE/RESET definitons. We apply this mods:
> diff clk_v3s.c clk_v3s.c-mod 19a20> [CLK_BUS_EMAC] = GATE(0x060, BIT(17)),29a31,32> > [CLK_BUS_EPHY] = GATE(0x070, BIT(0)),41a45> [RST_BUS_EMAC] = RESET(0x2c0, BIT(17)),44c48,50< ---> > [RST_BUS_EPHY] = RESET(0x2c8, BIT(2)),>
> b. ) no support for devtree dts definitions for ethernet. We use this hacks:
> 19d20< #include <asm/arch/clock.h>61a63,64> > #define V3S_EPHY_DEFAULT_VALUE 0x38000 // Hack for V3S..62a66> 64a69> #define H3_EPHY_CLK_SEL BIT(18) /* 1: 24MHz, 0: 25MHz */68a74,78> #define H3_EPHY_MUX_MASK (H3_EPHY_SHUTDOWN | H3_EPHY_SELECT)> #define DWMAC_SUN8I_MDIO_MUX_INTERNAL_ID 1> #define DWMAC_SUN8I_MDIO_MUX_EXTERNAL_ID 2> > 136a147> V3S_EMAC303,304c314,323< reg |= H3_EPHY_DEFAULT_VALUE;< reg |= priv->phyaddr << H3_EPHY_ADDR_SHIFT;---> if (priv->variant == V3S_EMAC) {> debug("V3S SYSCON\n");> reg |= V3S_EPHY_DEFAULT_VALUE;> } else {> reg |= H3_EPHY_DEFAULT_VALUE;> }> reg |= H3_EPHY_CLK_SEL;> > //reg |= priv->phyaddr << H3_EPHY_ADDR_SHIFT;> reg |= 1 << H3_EPHY_ADDR_SHIFT;320d338< 337a356> priv->variant == V3S_EMAC ||344a364> debug("V3S Mode MII\n");364,372c384,392< < if (pdata->tx_delay_ps)< reg |= ((pdata->tx_delay_ps / 100) << SC_ETXDC_OFFSET)< & SC_ETXDC_MASK;< < if (pdata->rx_delay_ps)< reg |= ((pdata->rx_delay_ps / 100) << SC_ERXDC_OFFSET)< & SC_ERXDC_MASK;< ---> if (priv->variant != V3S_EMAC) {> if (pdata->tx_delay_ps)> reg |= ((pdata->tx_delay_ps / 100) << SC_ETXDC_OFFSET)> & SC_ETXDC_MASK;> > if (pdata->rx_delay_ps)> reg |= ((pdata->rx_delay_ps / 100) << SC_ERXDC_OFFSET)> & SC_ERXDC_MASK;> }382a403> debug("PHY Connect: %p\n", phydev);385c406< ---> debug("PHY Initializing..\n");470c491< printf("%s: Timeout\n", __func__);---> printf("%s: MAC WAIT Timeout\n", __func__);598d618< 613c633< /* Only H3/H5 have clock controls for internal EPHY */---> /* Only H3/H5/V3S have clock controls for internal EPHY */764c784< if (ret)---> if (ret) 773d792< 779d797< 785d802< 858d874< 860d875< printf("phy interface%d\n", pdata->phy_interface);864c879,882< if (priv->variant == H3_EMAC) {---> if (priv->variant == V3S_EMAC ) {> debug("%s: Use V3s EMAC routine..\n", __func__);> }> if (priv->variant == H3_EMAC || priv->variant == V3S_EMAC ) {872c890,891< sun8i_pdata->tx_delay_ps = fdtdec_get_int(gd->fdt_blob, node,---> if (priv->variant != V3S_EMAC) {> sun8i_pdata->tx_delay_ps = fdtdec_get_int(gd->fdt_blob, node,874,876c893,895< if (sun8i_pdata->tx_delay_ps < 0 || sun8i_pdata->tx_delay_ps > 700)< printf("%s: Invalid TX delay value %d\n", __func__,< sun8i_pdata->tx_delay_ps);---> if (sun8i_pdata->tx_delay_ps < 0 || sun8i_pdata->tx_delay_ps > 700)> printf("%s: Invalid TX delay value %d\n", __func__,> sun8i_pdata->tx_delay_ps);878c897< sun8i_pdata->rx_delay_ps = fdtdec_get_int(gd->fdt_blob, node,---> sun8i_pdata->rx_delay_ps = fdtdec_get_int(gd->fdt_blob, node,880,883c899,902< if (sun8i_pdata->rx_delay_ps < 0 || sun8i_pdata->rx_delay_ps > 3100)< printf("%s: Invalid RX delay value %d\n", __func__,< sun8i_pdata->rx_delay_ps);< ---> if (sun8i_pdata->rx_delay_ps < 0 || sun8i_pdata->rx_delay_ps > 3100)> printf("%s: Invalid RX delay value %d\n", __func__,> sun8i_pdata->rx_delay_ps);> }905a925> {.compatible = "allwinner,sun8i-v3s-emac", .data = (uintptr_t)V3S_EMAC },
> After this modifications, ethernet works perfectly, no problems for tftpboot, nfs etc.
> 2. SPI NOR flash support ok, but no boots from SPI NOR. For 2017 release, no problems seems for this purpose, but 2021 and above releases not supports this.SPL or Non-SPL configurations can't work:
> U-Boot SPL 2022.07 (Jan 13 2023 - 02:19:05 -0500)DRAM: 64 MiBSPL: Unsupported Boot Device!SPL: failed to boot from all boot devices### ERROR ### Please RESET the board ###
> Or no response to debug console.
> For SPL configurations with belongated SPI/MTD/NOR options, no link/build possible :( Such as:
> ----------------------------------------------------------------------------------------------------------
> LD spl/u-boot-splarm-linux-gnu-ld.bfd: u-boot-spl section `.data' will not fit in region `.sram'arm-linux-gnu-ld.bfd: region `.sram' overflowed by 356 bytesarm-linux-gnu-ld.bfd: drivers/mtd/spi/sf_probe.o: in function `spi_flash_probe':/home/V3S-NOR/uboots/u-boot-2022.07/drivers/mtd/spi/sf_probe.c:63: undefined reference to `spi_setup_slave'arm-linux-gnu-ld.bfd: drivers/mtd/spi/sf_probe.o: in function `spi_flash_probe_slave':/home/V3S-NOR/uboots/u-boot-2022.07/drivers/mtd/spi/sf_probe.c:38: undefined reference to `spi_claim_bus'arm-linux-gnu-ld.bfd: /home/V3S-NOR/uboots/u-boot-2022.07/drivers/mtd/spi/sf_probe.c:52: undefined reference to `spi_release_bus'arm-linux-gnu-ld.bfd: drivers/mtd/spi/sf_probe.o: in function `spi_flash_probe':/home/V3S-NOR/uboots/u-boot-2022.07/drivers/mtd/spi/sf_probe.c:76: undefined reference to `spi_free_slave'arm-linux-gnu-ld.bfd: drivers/mtd/spi/sf_probe.o: in function `spi_flash_probe_slave':/home/V3S-NOR/uboots/u-boot-2022.07/drivers/mtd/spi/sf_probe.c:52: undefined reference to `spi_release_bus'arm-linux-gnu-ld.bfd: drivers/spi/spi-mem-nodm.o: in function `spi_mem_exec_op':/home/V3S-NOR/uboots/u-boot-2022.07/drivers/spi/spi-mem-nodm.c:33: undefined reference to `spi_claim_bus'arm-linux-gnu-ld.bfd: /home/V3S-NOR/uboots/u-boot-2022.07/drivers/spi/spi-mem-nodm.c:56: undefined reference to `spi_xfer'arm-linux-gnu-ld.bfd: /home/V3S-NOR/uboots/u-boot-2022.07/drivers/spi/spi-mem-nodm.c:68: undefined reference to `spi_release_bus'arm-linux-gnu-ld.bfd: /home/V3S-NOR/uboots/u-boot-2022.07/drivers/spi/spi-mem-nodm.c:62: undefined reference to `spi_xfer'make[1]: *** [scripts/Makefile.spl:525: spl/u-boot-spl] Error 1make: *** [Makefile:2106: spl/u-boot-spl] Error 2
> -----------------------------------------------------------------------------------------------------------------
> I believe you can reproduce this errors with play related options. I'm starts with lichee-pi-zero-defconfig. Seems, for SUNXI SPL with NOR flash option, no depent libraries, objs etc not link to spl binary. Without SPL, some cases can builds, but all not boots/runs. I think, a makefile problem :(
>
> My DTS parts, for this setup:
> -----------------------------------------------------------------------------------------------------------------------------------------sun8i-v3s.dtsi:
> emac: ethernet at 1c30000 { compatible = "allwinner,sun8i-v3s-emac"; syscon = <&syscon>; reg = <0x01c30000 0x10000>; interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; interrupt-names = "macirq"; resets = <&ccu RST_BUS_EMAC>; reset-names = "stmmaceth"; clocks = <&ccu CLK_BUS_EMAC>; clock-names = "stmmaceth"; phy-handle = <&int_mii_phy>; phy-mode = "mii"; status = "okay"; mdio: mdio { #address-cells = <1>; #size-cells = <0>; compatible = "snps,dwmac-mdio"; }; mdio_mux: mdio-mux { compatible = "allwinner,sun8i-h3-mdio-mux"; #address-cells = <1>; #size-cells = <0>; mdio-parent-bus = <&mdio>; /* Only one MDIO is usable at the time */ internal_mdio: mdio at 1 { compatible = "allwinner,sun8i-h3-mdio-internal"; reg = <1>; #address-cells = <1>; #size-cells = <0>; int_mii_phy: ethernet-phy at 1 { compatible = "ethernet-phy-ieee802.3-c22"; reg = <1>; clocks = <&ccu CLK_BUS_EPHY>; resets = <&ccu RST_BUS_EPHY>; }; }; }; };
>
> spi0: spi at 1c68000 { compatible = "allwinner,sun8i-h3-spi"; reg = <0x01c68000 0x1000>; interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>; clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_SPI0>; clock-names = "ahb", "mod"; dmas = <&dma 23>, <&dma 23>; dma-names = "rx", "tx"; pinctrl-names = "default"; pinctrl-0 = <&spi0_pins>; resets = <&ccu RST_BUS_SPI0>; status = "okay"; #address-cells = <1>; #size-cells = <0>; //cs-gpios = <0>; spi_flash: spiflash at 0 { compatible = "w25q512jv", "jedec,spi-nor", "spi-nor"; reg = <0>; partitions { compatible = "fixed-partitions"; #address-cells = <1>; #size-cells = <1>; partition at 0 { label = "uboot"; reg = <0x0 0x100000>; }; }; };
> }; aliases { spi0 = &spi0; };
>
> -------------------------------------------------------------------------------------------------------------------------------------.config (Other options is not set):
>
> CONFIG_CREATE_ARCH_SYMLINK=yCONFIG_SYS_CACHE_SHIFT_6=yCONFIG_SYS_CACHELINE_SIZE=64CONFIG_LINKER_LIST_ALIGN=4CONFIG_ARM=yCONFIG_SYS_ARCH="arm"CONFIG_SYS_CPU="armv7"CONFIG_SYS_SOC="sunxi"CONFIG_SYS_BOARD="sunxi"CONFIG_SYS_CONFIG_NAME="sun8i"CONFIG_COUNTER_FREQUENCY=24000000CONFIG_HAS_VBAR=yCONFIG_HAS_THUMB2=yCONFIG_GPIO_EXTRA_HEADER=yCONFIG_ARM_ASM_UNIFIED=yCONFIG_SYS_ARM_CACHE_CP15=yCONFIG_SYS_ARM_MMU=yCONFIG_CPU_V7A=yCONFIG_SYS_ARM_ARCH=7CONFIG_SYS_ARM_CACHE_WRITEBACK=yCONFIG_SYS_THUMB_BUILD=yCONFIG_SPL_SYS_THUMB_BUILD=yCONFIG_USE_ARCH_MEMCPY=yCONFIG_SPL_USE_ARCH_MEMCPY=yCONFIG_USE_ARCH_MEMSET=yCONFIG_SPL_USE_ARCH_MEMSET=yCONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"CONFIG_ARCH_SUNXI=yCONFIG_SYS_TEXT_BASE=0x42e00000CONFIG_SYS_MALLOC_LEN=0x220000CONFIG_SYS_MALLOC_F_LEN=0x2000CONFIG_SPL_GPIO=yCONFIG_SPL_LIBCOMMON_SUPPORT=yCONFIG_SPL_LIBGENERIC_SUPPORT=yCONFIG_NR_DRAM_BANKS=1CONFIG_ENV_SIZE=0x10000CONFIG_ENV_OFFSET=0xF0000CONFIG_ENV_SECT_SIZE=0x10000CONFIG_DM_GPIO=yCONFIG_DEFAULT_DEVICE_TREE="sun8i-v3s-licheepi-zero"CONFIG_SPL_TEXT_BASE=0x00060CONFIG_MULTI_DTB_FIT_UNCOMPRESS_SZ=0x8000CONFIG_SPL_MMC=yCONFIG_SPL_SERIAL=yCONFIG_SPL_STACK_R_ADDR=0x4fe00000CONFIG_SPL_SYS_MALLOC_F_LEN=0x2000CONFIG_ERR_PTR_OFFSET=0x0CONFIG_SPL_SIZE_LIMIT=0x0CONFIG_SPL=yCONFIG_PRE_CON_BUF_ADDR=0x4f000000CONFIG_PRE_CON_BUF_SZ=4096CONFIG_BOOTSTAGE_STASH_ADDR=0
> CONFIG_IDENT_STRING=" Allwinner Technology"CONFIG_SUN6I_PRCM=yCONFIG_SUNXI_SRAM_ADDRESS=0x0CONFIG_SUNXI_GEN_SUN6I=yCONFIG_SUNXI_DRAM_DW=yCONFIG_SUNXI_DRAM_DW_16BIT=yCONFIG_SUNXI_DRAM_MAX_SIZE=0x80000000CONFIG_MACH_SUN8I_V3S=yCONFIG_MACH_SUN8I=yCONFIG_SUNXI_DRAM_DDR2=yCONFIG_SUNXI_DRAM_DDR2_V3S=yCONFIG_DRAM_CLK=360CONFIG_DRAM_ZQ=14779CONFIG_SYS_CLK_FREQ=1008000000CONFIG_MACPWR=""CONFIG_MMC0_CD_PIN=""CONFIG_MMC1_CD_PIN=""CONFIG_MMC2_CD_PIN=""CONFIG_MMC3_CD_PIN=""CONFIG_MMC_SUNXI_SLOT_EXTRA=-1CONFIG_INITIAL_USB_SCAN_DELAY=0CONFIG_USB0_VBUS_PIN=""CONFIG_USB0_VBUS_DET=""CONFIG_USB0_ID_DET=""CONFIG_USB1_VBUS_PIN=""CONFIG_USB2_VBUS_PIN=""CONFIG_USB3_VBUS_PIN=""CONFIG_SATAPWR=""CONFIG_GMAC_TX_DELAY=0CONFIG_BLUETOOTH_DT_DEVICE_FIXUP=""CONFIG_SPL_IMAGE_TYPE_SUNXI_EGON=yCONFIG_SPL_IMAGE_TYPE="sunxi_egon"CONFIG_SPL_SPI_FLASH_SUPPORT=yCONFIG_SPL_SPI=yCONFIG_CPU_V7_HAS_NONSEC=yCONFIG_CPU_V7_HAS_VIRT=yCONFIG_ARCH_SUPPORT_PSCI=yCONFIG_ARMV7_NONSEC=yCONFIG_ARMV7_SECURE_MAX_SIZE=0xbc00CONFIG_ARMV7_VIRT=yCONFIG_ARMV7_PSCI=yCONFIG_ARMV7_PSCI_0_1=yCONFIG_ARMV7_PSCI_NR_CPUS=4CONFIG_ARMV7_LPAE=yCONFIG_SPL_ARMV7_SET_CORTEX_SMPEN=yCONFIG_IMX_DCD_ADDR=0x00910000CONFIG_IMX_CONTAINER_CFG=""CONFIG_SYS_MEM_TOP_HIDE=0x0CONFIG_SYS_LOAD_ADDR=0x42000000CONFIG_ENV_ADDR=0x0
> CONFIG_SPL_PAYLOAD="u-boot.bin"CONFIG_BUILD_TARGET=""CONFIG_LOCALVERSION=""CONFIG_LOCALVERSION_AUTO=yCONFIG_CC_IS_GCC=yCONFIG_GCC_VERSION=120101CONFIG_CLANG_VERSION=0CONFIG_CC_OPTIMIZE_FOR_SIZE=yCONFIG_ARCH_SUPPORTS_LTO=yCONFIG_CC_HAS_ASM_INLINE=yCONFIG_DISTRO_DEFAULTS=yCONFIG_ENV_VARS_UBOOT_CONFIG=yCONFIG_EXPERT=yCONFIG_SYS_MALLOC_CLEAR_ON_INIT=yCONFIG_SPL_IMAGE="spl/u-boot-spl.bin"CONFIG_PLATFORM_ELFENTRY="_start"CONFIG_STACK_SIZE=0x1000000CONFIG_SYS_SRAM_BASE=0x0CONFIG_SYS_SRAM_SIZE=0x0CONFIG_FIT=yCONFIG_FIT_EXTERNAL_OFFSET=0x0CONFIG_FIT_FULL_CHECK=yCONFIG_FIT_PRINT=yCONFIG_BOOTSTD=yCONFIG_BOOTMETH_DISTRO=yCONFIG_BOOTMETH_DISTRO_PXE=yCONFIG_LEGACY_IMAGE_FORMAT=yCONFIG_SUPPORT_RAW_INITRD=yCONFIG_OF_BOARD_SETUP=yCONFIG_SYS_EXTRA_OPTIONS=""CONFIG_HAVE_SYS_TEXT_BASE=yCONFIG_ARCH_FIXUP_FDT_MEMORY=yCONFIG_AUTOBOOT=yCONFIG_BOOTDELAY=2CONFIG_USE_BOOTCOMMAND=yCONFIG_BOOTCOMMAND="run distro_bootcmd"CONFIG_USE_PREBOOT=yCONFIG_PREBOOT=""CONFIG_DEFAULT_FDT_FILE=""CONFIG_MENU=yCONFIG_LOGLEVEL=9CONFIG_SPL_LOGLEVEL=9CONFIG_TPL_LOGLEVEL=9CONFIG_VPL_LOGLEVEL=9CONFIG_PRE_CONSOLE_BUFFER=yCONFIG_LOG=yCONFIG_LOG_MAX_LEVEL=9CONFIG_LOG_DEFAULT_LEVEL=9CONFIG_LOG_CONSOLE=yCONFIG_LOGF_FUNC_PAD=20
> CONFIG_BOARD_TYPES=yCONFIG_DISPLAY_CPUINFO=yCONFIG_DISPLAY_BOARDINFO=yCONFIG_EVENT=yCONFIG_EVENT_DYNAMIC=yCONFIG_BOARD_LATE_INIT=yCONFIG_MISC_INIT_R=yCONFIG_HASH=yCONFIG_SUPPORT_SPL=yCONFIG_SPL_FRAMEWORK=yCONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaaCONFIG_SPL_BINMAN_SYMBOLS=yCONFIG_SPL_RAW_IMAGE_SUPPORT=yCONFIG_SPL_LEGACY_IMAGE_FORMAT=yCONFIG_SPL_SYS_MALLOC_SIMPLE=yCONFIG_SPL_STACK_R=yCONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x100000CONFIG_SPL_SEPARATE_BSS=yCONFIG_TPL_SEPARATE_BSS=yCONFIG_SPL_BANNER_PRINT=yCONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=yCONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x40CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_DATA_PART_OFFSET=0x10CONFIG_SPL_CRC32=yCONFIG_SYS_MMCSD_FS_BOOT_PARTITION=1CONFIG_SPL_MMC_WRITE=yCONFIG_SPL_MTD_SUPPORT=yCONFIG_SPL_NOR_SUPPORT=yCONFIG_SPL_SPI_FLASH_TINY=yCONFIG_SPL_SPI_FLASH_MTD=yCONFIG_SPL_SPI_LOAD=yCONFIG_SYS_SPI_U_BOOT_OFFS=0x8000CONFIG_CMDLINE=yCONFIG_HUSH_PARSER=yCONFIG_CMDLINE_EDITING=yCONFIG_AUTO_COMPLETE=yCONFIG_SYS_LONGHELP=yCONFIG_SYS_PROMPT="=> "CONFIG_SYS_PROMPT_HUSH_PS2="> "CONFIG_SYS_XTRACE=y
> CONFIG_CMD_BDI=y
> CONFIG_CMD_CONSOLE=yCONFIG_CMD_BOOTD=yCONFIG_CMD_BOOTM=yCONFIG_CMD_BOOTFLOW=yCONFIG_CMD_BOOTZ=yCONFIG_BOOTM_LINUX=yCONFIG_BOOTM_NETBSD=yCONFIG_BOOTM_PLAN9=yCONFIG_BOOTM_RTEMS=yCONFIG_BOOTM_VXWORKS=yCONFIG_CMD_ELF=yCONFIG_CMD_FDT=yCONFIG_CMD_GO=yCONFIG_CMD_RUN=yCONFIG_CMD_IMI=yCONFIG_CMD_XIMG=y
> CONFIG_CMD_EXPORTENV=yCONFIG_CMD_IMPORTENV=yCONFIG_CMD_EDITENV=yCONFIG_CMD_SAVEENV=yCONFIG_CMD_ENV_EXISTS=y
> CONFIG_CMD_CRC32=yCONFIG_CMD_MEMORY=yCONFIG_CMD_RANDOM=y
>
> CONFIG_CMD_DM=yCONFIG_CMD_FLASH=yCONFIG_CMD_GPIO=yCONFIG_CMD_GPT=yCONFIG_RANDOM_UUID=yCONFIG_CMD_LOADB=yCONFIG_CMD_LOADS=yCONFIG_CMD_MMC=yCONFIG_CMD_PART=yCONFIG_CMD_PINMUX=yCONFIG_CMD_SF=y
> CONFIG_CMD_ECHO=yCONFIG_CMD_ITEST=yCONFIG_CMD_SOURCE=yCONFIG_CMD_SETEXPR=y
> CONFIG_CMD_NET=yCONFIG_CMD_BOOTP=yCONFIG_CMD_DHCP=yCONFIG_BOOTP_BOOTPATH=yCONFIG_BOOTP_DNS=yCONFIG_BOOTP_GATEWAY=yCONFIG_BOOTP_HOSTNAME=yCONFIG_BOOTP_SUBNETMASK=yCONFIG_BOOTP_PXE=yCONFIG_BOOTP_PXE_CLIENTARCH=0x15CONFIG_BOOTP_VCI_STRING="U-Boot.armv7"CONFIG_CMD_TFTPBOOT=yCONFIG_NET_TFTP_VARS=yCONFIG_CMD_NFS=yCONFIG_NFS_TIMEOUT=2000CONFIG_CMD_MII=yCONFIG_CMD_MDIO=yCONFIG_CMD_PING=yCONFIG_CMD_PXE=y
> CONFIG_CMD_BLOCK_CACHE=yCONFIG_CMD_SLEEP=yCONFIG_CMD_SYSBOOT=y
> CONFIG_CMD_EXT2=y
> CONFIG_CMD_EXT4=yCONFIG_CMD_FAT=yCONFIG_CMD_FS_GENERIC=yCONFIG_MTDIDS_DEFAULT=""CONFIG_MTDPARTS_DEFAULT=""
> CONFIG_PARTITIONS=yCONFIG_EFI_PARTITION=yCONFIG_EFI_PARTITION_ENTRIES_NUMBERS=56CONFIG_EFI_PARTITION_ENTRIES_OFF=0CONFIG_PARTITION_UUIDS=yCONFIG_SUPPORT_OF_CONTROL=yCONFIG_PYLIBFDT=yCONFIG_DTOC=yCONFIG_BINMAN=y
> CONFIG_OF_CONTROL=yCONFIG_OF_REAL=yCONFIG_OF_SEPARATE=yCONFIG_DEVICE_TREE_INCLUDES=""CONFIG_OF_LIST="sun8i-v3s-licheepi-zero"CONFIG_VPL_OF_REAL=y
> CONFIG_ENV_SUPPORT=yCONFIG_ENV_SOURCE_FILE=""CONFIG_SAVEENV=yCONFIG_ENV_IS_IN_FAT=yCONFIG_ENV_IS_IN_SPI_FLASH=yCONFIG_ENV_SPI_BUS=0CONFIG_ENV_SPI_CS=0CONFIG_ENV_SPI_MAX_HZ=1000000CONFIG_ENV_SPI_MODE=0x0CONFIG_ENV_FAT_INTERFACE="mmc"CONFIG_ENV_FAT_DEVICE_AND_PART=":auto"CONFIG_ENV_FAT_FILE="uboot.env"CONFIG_SYS_RELOC_GD_ENV_ADDR=yCONFIG_SYS_MMC_ENV_DEV=0CONFIG_SYS_MMC_ENV_PART=0CONFIG_NET=yCONFIG_ARP_TIMEOUT=5000CONFIG_NET_RETRY_COUNT=5CONFIG_BOOTDEV_ETH=yCONFIG_NET_RANDOM_ETHADDR=yCONFIG_TFTP_BLOCKSIZE=1468CONFIG_TFTP_WINDOWSIZE=1CONFIG_SERVERIP_FROM_PROXYDHCP_DELAY_MS=100CONFIG_SYS_RX_ETH_BUFFER=4
> CONFIG_DM=yCONFIG_DM_WARN=yCONFIG_DM_DEVICE_REMOVE=yCONFIG_DM_EVENT=yCONFIG_DM_STDIO=yCONFIG_DM_SEQ_ALIAS=yCONFIG_SIMPLE_BUS=yCONFIG_OF_TRANSLATE=yCONFIG_DM_DEV_READ_INLINE=y
> CONFIG_BLK=yCONFIG_HAVE_BLOCK_DEVICE=yCONFIG_BLOCK_CACHE=y
> CONFIG_CLK=yCONFIG_CLK_SUNXI=yCONFIG_CLK_SUN6I_A31_R=yCONFIG_CLK_SUN8I_V3S=y
> CONFIG_GPIO=yCONFIG_SUNXI_GPIO=y
> CONFIG_I2C=yCONFIG_DM_I2C=yCONFIG_INPUT=yCONFIG_DM_KEYBOARD=y
> CONFIG_MMC=yCONFIG_MMC_WRITE=yCONFIG_DM_MMC=yCONFIG_MMC_QUIRKS=yCONFIG_MMC_HW_PARTITIONING=yCONFIG_MMC_VERBOSE=yCONFIG_MMC_SUNXI=y
> CONFIG_MTD=y
> CONFIG_DM_SPI_FLASH=yCONFIG_SPI_FLASH=yCONFIG_SF_DEFAULT_BUS=0CONFIG_SF_DEFAULT_CS=0CONFIG_SF_DEFAULT_MODE=0x0CONFIG_SF_DEFAULT_SPEED=6000000CONFIG_SPI_FLASH_UNLOCK_ALL=yCONFIG_SPI_FLASH_WINBOND=y
> CONFIG_PHYLIB=yCONFIG_PHY_ADDR_ENABLE=yCONFIG_PHY_ADDR=1CONFIG_PHY_RESET_DELAY=0CONFIG_ETH=yCONFIG_DM_ETH=yCONFIG_NETDEVICES=yCONFIG_PHY_GIGE=yCONFIG_MII=yCONFIG_SUN8I_EMAC=y
> CONFIG_PINCTRL=yCONFIG_PINCTRL_FULL=yCONFIG_PINCTRL_GENERIC=yCONFIG_PINMUX=yCONFIG_PINCONF=yCONFIG_PINCONF_RECURSIVE=yCONFIG_PINCTRL_SUNXI=yCONFIG_PINCTRL_SUN8I_V3S=yCONFIG_POWER=y
> CONFIG_SUNXI_NO_PMIC=y
> CONFIG_DM_RESET=yCONFIG_RESET_SUNXI=y
> CONFIG_SERIAL=yCONFIG_BAUDRATE=115200CONFIG_REQUIRE_SERIAL_CONSOLE=yCONFIG_SPECIFY_CONSOLE_INDEX=yCONFIG_SERIAL_PRESENT=yCONFIG_SPL_SERIAL_PRESENT=yCONFIG_CONS_INDEX=1CONFIG_DM_SERIAL=yCONFIG_SYS_NS16550=y
> CONFIG_SPI=yCONFIG_DM_SPI=yCONFIG_SPI_MEM=yCONFIG_SPI_SUNXI=y
> CONFIG_SYSRESET=yCONFIG_SYSRESET_CMD_RESET=yCONFIG_SYSRESET_WATCHDOG=yCONFIG_SYSRESET_WATCHDOG_AUTO=y
> CONFIG_USB=y
> CONFIG_SYS_WHITE_ON_BLACK=y
> CONFIG_WATCHDOG=yCONFIG_WATCHDOG_TIMEOUT_MSECS=16000CONFIG_WDT=yCONFIG_WDT_SUNXI=y
> CONFIG_FS_EXT4=yCONFIG_FS_FAT=yCONFIG_FAT_WRITE=yCONFIG_FS_FAT_MAX_CLUSTSIZE=65536
> CONFIG_BINMAN_FDT=yCONFIG_HAVE_PRIVATE_LIBGCC=yCONFIG_LIB_UUID=yCONFIG_PRINTF=yCONFIG_SPL_PRINTF=yCONFIG_SPRINTF=yCONFIG_SPL_SPRINTF=yCONFIG_STRTO=yCONFIG_SPL_STRTO=yCONFIG_USE_PRIVATE_LIBGCC=yCONFIG_SYS_HZ=1000CONFIG_SPL_USE_TINY_PRINTF=yCONFIG_REGEX=yCONFIG_LIB_RAND=yCONFIG_SUPPORT_ACPI=y
> CONFIG_SHA1=yCONFIG_SHA256=yCONFIG_SPL_SHA1=yCONFIG_SPL_SHA256=yCONFIG_MD5=yCONFIG_CRC32=y
> CONFIG_GZIP=yCONFIG_ZLIB=yCONFIG_OF_LIBFDT=yCONFIG_OF_LIBFDT_ASSUME_MASK=0CONFIG_OF_LIBFDT_OVERLAY=yCONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xffCONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xffCONFIG_VPL_OF_LIBFDT_ASSUME_MASK=0xff
> CONFIG_LIB_ELF=yCONFIG_LMB=yCONFIG_LMB_USE_MAX_REGIONS=yCONFIG_LMB_MAX_REGIONS=8
> CONFIG_MKIMAGE_DTC_PATH="dtc"CONFIG_TOOLS_CRC32=yCONFIG_TOOLS_LIBCRYPTO=yCONFIG_TOOLS_FIT=yCONFIG_TOOLS_FIT_FULL_CHECK=yCONFIG_TOOLS_FIT_PRINT=yCONFIG_TOOLS_FIT_RSASSA_PSS=yCONFIG_TOOLS_FIT_SIGNATURE=yCONFIG_TOOLS_FIT_SIGNATURE_MAX_SIZE=0x10000000CONFIG_TOOLS_FIT_VERBOSE=yCONFIG_TOOLS_MD5=yCONFIG_TOOLS_OF_LIBFDT=yCONFIG_TOOLS_SHA1=yCONFIG_TOOLS_SHA256=yCONFIG_TOOLS_SHA384=yCONFIG_TOOLS_SHA512=y
>
> I can attach related files to list. But, i cant known list rules for diffs, srcs, patches vs.
> Best regards..
Regards,
Simon
More information about the U-Boot
mailing list