[PATCH v2 114/169] Correct SPL use of OCTEON_SERIAL_PCIE_CONSOLE
Simon Glass
sjg at chromium.org
Sun Feb 5 23:40:23 CET 2023
This converts 1 usage of this option to the non-SPL form, since there is
no SPL_OCTEON_SERIAL_PCIE_CONSOLE defined in Kconfig
Signed-off-by: Simon Glass <sjg at chromium.org>
---
(no changes since v1)
arch/mips/mach-octeon/cpu.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/mips/mach-octeon/cpu.c b/arch/mips/mach-octeon/cpu.c
index 5adf4ba32c8..c7744e84706 100644
--- a/arch/mips/mach-octeon/cpu.c
+++ b/arch/mips/mach-octeon/cpu.c
@@ -448,7 +448,7 @@ int arch_misc_init(void)
if (ret)
return ret;
- if (CONFIG_IS_ENABLED(OCTEON_SERIAL_PCIE_CONSOLE))
+ if (IS_ENABLED(CONFIG_OCTEON_SERIAL_PCIE_CONSOLE))
init_pcie_console();
if (IS_ENABLED(CONFIG_OCTEON_SERIAL_BOOTCMD))
--
2.39.1.519.gcb327c4b5f-goog
More information about the U-Boot
mailing list