[PATCH v3 00/17] Basic StarFive JH7110 RISC-V SoC support

Conor Dooley conor at kernel.org
Fri Mar 3 22:08:53 CET 2023


Hey Yanhong,

On Fri, Mar 03, 2023 at 11:24:15AM +0800, Yanhong Wang wrote:
> This series of patches base on the latest branch/master, and add support
> for the StarFive JH7110 RISC-V SoC and VisionFive V2 board. In order for
> this to be achieved, the respective DT nodes have been added,  and the
> required defconfigs have been added to the boards' defconfig. What is more,
> the basic required DM drivers have been added, such as reset, clock, pinctrl,
> uart, ram etc.
> 
> Note that the register base address of reset controller is same with the
> clock controller. Therefore, there is no device tree node alone for reset
> driver. It binds device node in the clock driver.
> 
> The u-boot-spl and u-boot has been tested on the StarFive VisionFive 2 boards which
> equip with JH7110 SoC and works normally.
> 
> For more information and support, you can visit RVspace wiki[1].

I gave you some tested-bys for the series on the previous version, did
you omit those here intentionally?

Cheers,
Conor.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20230303/0ae73709/attachment.sig>


More information about the U-Boot mailing list