[PATCH] net: ftgmac100: Fixed the cache coherency issues of rx memory

Leo Liang ycliang at andestech.com
Mon Sep 9 09:48:20 CEST 2024


On Thu, Jun 27, 2024 at 02:26:00PM +0800, Jacky Chou wrote:
> When executing TFTP, the ARP will be replied to after receiving
> the ARP. U-boot's ARP routine modifies the data in the receive
> packet in response to the ARP packet and then copies it
> into the transmit packet.
> At this point, the received packet cache is inconsistent.
> It is possible that the cache will perform a writeback action to
> affect the MAC receiving packets.
> 
> Avoid the same problem that occurs in other networking protocols.
> In the free_pkt function, ensure cache and memory consistency.
> 
> Signed-off-by: Jacky Chou <jacky_chou at aspeedtech.com>
> ---
>  drivers/net/ftgmac100.c | 8 ++++++++
>  1 file changed, 8 insertions(+)

Acked-by: Leo Yu-Chi Liang <ycliang at andestech.com>


More information about the U-Boot mailing list