[GIT PULL, v2] u-boot-riscv/master

[Tom Rini]

On Thu, Aug 14, 2025 at 06:40:36PM +0800, Leo Liang wrote:

> Hi Tom,
> 
> The following changes since commit 869217ee2907595919261b6d4ae81fd76a8ddd81:
> 
>   Merge tag 'qcom-fixes-13Aug2025' of https://source.denx.de/u-boot/custodians/u-boot-snapdragon (2025-08-13 08:57:49 -0600)
> 
> are available in the Git repository at:
> 
>   https://source.denx.de/u-boot/custodians/u-boot-riscv.git 
> 
> for you to fetch changes up to 35d6caad6de93b3a5545df7bcdc6d322a4edb93c:
> 
>   arch/riscv/lib: update memmove and memcpy for big-endian (2025-08-14 15:33:00 +0800)
> 
> CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/27379
> ----------------------------------------------------------------
> - Board: mbv: Prepare MBV for CI
> - Board: MPFS Icicle Kit cleanup
> - Board: Add Andes Voyager board support
> - RISCV: Update SYS_BOOTM_LEN to commonly used value
> - starfive: fix return code of `mac write_eeprom`
> - arch/riscv/lib: update memmove and memcpy for big-endian
> ----------------------------------------------------------------

Ugh. Does RISC-V still have some reason that fdt_high / initrd_high need
to be set to disable relocation? I thought that had been fixed
already...

-- 
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20250814/b330757b/attachment.sig>