[PATCH v5 0/6] Introduce support for QCS8300 SoC based IQ8 Series Platform

[Balaji Selvanathan]

These patches introduce the initial support code needed
for the Qualcomm Dragonwing QCS8300 SoC based IQ8 Series Platform.
For information on supported boards and build instructions please
refer to doc/board/qualcomm/dragonwing.rst file.

Please see [1] for SoC related details

1 - https://docs.qualcomm.com/bundle/publicresource/87-83839-1_REV_A_Qualcomm_IQ8_Series_Product_Brief________.pdf

Signed-off-by: Balaji Selvanathan <balaji.selvanathan at oss.qualcomm.com>
---
Changes in v5:
- Renamed doc/board/qualcomm/dragonwing.rst to 
  doc/board/qualcomm/iq8.rst; made the doc IQ8 specific
- Addressed the feedback in https://lore.kernel.org/u-boot/95052b49-dfdd-4a27-9c63-1f086d3bf23e@linaro.org/
- Link to v4: https://lore.kernel.org/u-boot/20250529154931.1879976-1-quic_bselvana@quicinc.com/

Changes in v4:
- Updated the flashing steps in documentation in patch 1/6 
- Corrected the commit title of patch 6/6 to "qcom_qcs8300_defconfig"
- Link to v3: https://lore.kernel.org/u-boot/20250521094442.3522036-1-balaji.selvanathan@oss.qualcomm.com/ 

Changes in v3:
- In drivers/clk/qcom/clock-qcs8300.c driver file, replaced
  1s with BIT(0)s in the clock definitions
- Link to v2: https://lore.kernel.org/u-boot/20250514044212.1422714-1-balaji.selvanathan@oss.qualcomm.com/

Changes in v2:
- Added documentation file for Qualcomm Dragonwing
  series (doc/board/qualcomm/dragonwing.rst)
- Removed direct changes done to dts/upstream subtree
  (in dts/upstream/include/dt-bindings/power/qcom-rpmpd.h)
- Took care of alphabetical order in drivers/clk/qcom/Kconfig
  and drivers/clk/qcom/Makefile
- Took care of alphabetical order in configs/qcom_defconfig
- Renamed "configs/qcs8300_defconfig" to"configs/qcom_qcs8300_defconfig"
- Link to v1: https://lore.kernel.org/u-boot/20250508111952.2304578-1-balaji.selvanathan@oss.qualcomm.com/ 
---

Balaji Selvanathan (6):
  doc: board: qualcomm: document Dragonwing IQ8 board building/flashing
  dts: qcs8300-ride-u-boot.dtsi: Add memory entry to bootup
  clk/qcom: qcs8300: Add GCC clock driver for QCS8300
  phy: qcom: Enable QMP UFS PHY driver for QCS8300
  qcom_defconfig: Enable QCS8300 clock driver
  configs: add qcom_qcs8300_defconfig

 arch/arm/dts/qcs8300-ride-u-boot.dtsi |  19 ++++
 configs/qcom_defconfig                |   1 +
 configs/qcom_qcs8300_defconfig        |  21 ++++
 doc/board/qualcomm/iq8.rst            |  44 ++++++++
 drivers/clk/qcom/Kconfig              |   8 ++
 drivers/clk/qcom/Makefile             |   1 +
 drivers/clk/qcom/clock-qcs8300.c      | 146 ++++++++++++++++++++++++++
 drivers/phy/qcom/phy-qcom-qmp-ufs.c   |   1 +
 8 files changed, 241 insertions(+)
 create mode 100644 arch/arm/dts/qcs8300-ride-u-boot.dtsi
 create mode 100644 configs/qcom_qcs8300_defconfig
 create mode 100644 doc/board/qualcomm/iq8.rst
 create mode 100644 drivers/clk/qcom/clock-qcs8300.c

-- 
2.34.1