


# DES0211 EP440Cx









## PAGE INDEX -

- 1 - Title Page and Block Diagram
- 2 - Power - CPU Core and DDR2
- 3 - Power - Other
- 4 - Reset / Clocks / JTAG / Interrupts
- 5 - DDR2 Memory
- 6 - Per-Memory / EBC / IIC / SPI Buses
- 7 - Gigabit Ethernet\_0
- 8 - Gigabit Ethernet\_1
- 9 - PCI Interface
- 10 - USB / DUART / GPIO Interfaces
- 11 - CPLD


This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.






APPROVAL	DATE	EMBEDDED PLANET 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com	
		Page Name Title_Block Diagram	
		Title Des0211_11	
Size	Document Number	Rev	
Custom	Des0211_11_sch_10	1.0	
Date:	Thursday, September 07, 2006	Sheet	1 of 11






This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.


APPROVAL	DATE	 <b>EMBEDDED PLANET</b> 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com
Page Name		Power: +1.0V, +2.5V, +3.3V, +12V, -12V
Title		Des0211_11
Size	Document Number	Rev
Custom	Des0211_11_sch_10	1.0
Date:	Thursday, September 07, 2006	Sheet 3 of 11



This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.


APPROVAL	DATE	 <b>EMBEDDED PLANET</b> 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com
		Title <b>Des0211_11</b>
		Size Custom <b>Des0211_11_sch_10</b> Rev 1.0
		Date: Wednesday, September 13, 2006 Sheet 4 of 11





External Mastering is NOT supported

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.

APPROVAL	DATE	 <b>EMBEDDED PLANET</b> 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com


The RGMII signaling is 125 MHz using both rising and falling edges of the clock.

The Tx and the RX side trace length should be matched within the signal group to minimize timing skew.

It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups.

Minimize the number of via on the RGMII lines to minimize timing skew.

Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.




Ethernet LEDs  
 Top LED = SPEED/LINK  
 (PHY Reg 24.5:3 = '111')  
 Green = 1000  
 Yellow = 100  
 Off = 10  
 Bottom LED = DUPLEX/ACTIVITY  
 (Phy reg 24.2 & 7 = '10',  
 and Phy Reg 24.6 & 0 = '11')  
 Green/Toggle = Full Duplex/TX or RX activity  
 Yellow/Toggle = Half Duplex/TX or RX activity

Place resistors as close to CPU as possible and keep all traces lengths equal

Place resistors close to PHY all trace lengths equal

Place components as close to PHY as possible. Keep all trace lengths equal to each other and as short as possible.

Place components as close to Magnetics as possible.



TIE CENTER GND PAD TO GND PLANE USING 15-20 VIAS

```


CFG0 = 000  Phy Address = 00000, ENA_PAUSE = 00
CFG1 = 000
CFG2 = 111  AUTO NEG, ADVERTISE ALL CAPABILITIES, PREFER MASTER
CFG3 = 010  EABLE CROSSOVER, ENABLE 125MHZ CLK
CFG4 = 011  HWCFG = 1011 (RGMII to COPPER)
CFG5 = 111  DISABLE FIBER, DISABLE ENERGY DETECT
CFG6 = 010  MDIO/MDC INTERFACE, ACTIVE LOW INT, 50 OHM IMPEADANCE
  
```

Marvell 88e1111 data sheet section 2.4.1

PIN to CONSTANT MAPPING	
VDDO	= 111
LED_LINK_10	= 110
LED_LINK_100	= 101
LED_LINK_1000	= 100
LED_DUPLEX	= 011
LED_RX	= 010
LED_TX	= 001
VSS	= 000

PIN to CONFIGURATION MAPPING			
PIN	BIT2	BIT1	BIT0
CONFIG0	PHYADR2	PHYADR1	PHYADR0
CONFIG1	ENA_PAUSE	PHYADR4	PHYADR3
CONFIG2	ANEG3	ANEG2	ANEG1
CONFIG3	ANEG0	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE2	HWCFG_MODE1	HWCFG_MODE0
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE3
CONFIG6	SEL_TWSI	INT_POL	75/50 ohm

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.

APPROVAL	DATE	 <b>EMBEDDED PLANET</b> 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com
Page Name		Gig-Ethernet 0
Title		Des0211_11
Size	Document Number	Rev
Custom	Des0211_11_sch_10	1.0
Date:	Thursday, September 07, 2006	Sheet 7 of 11


The RGMII signaling is 125 MHz using both rising and falling edges of the clock.

The Tx and the RX side trace length should be matched within the signal group to minimize timing skew.


It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups.

Minimize the number of via on the RGMII lines to minimize timing skew.

Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.



Ethernet LEDs  
 Top LED = SPEED/LINK  
 (PHY Reg 24.5:3 = '111')  
 Green = 1000  
 Yellow = 100  
 Off = 10  
 Bottom LED = DUPLEX/ACTIVITY  
 (Phy reg 24.2 & 7 = '10',  
 and Phy Reg 24.6 & 0 = '11')  
 Green/Toggle = Full Duplex/TX or RX activity  
 Yellow/Toggle = Half Duplex/TX or RX activity






Marvell 88e1111 data sheet section 2.4.1

PIN to CONSTANT MAPPING		PIN to CONFIGURATION MAPPING			
VDDO	= 111	PIN	BIT2	BIT1	BIT0
LED_LINK_10	= 110	CONFIG0	PHYADR2	PHYADR1	PHYADR0
LED_LINK_100	= 101	CONFIG1	ENA_PAUSE	PHYADR4	PHYADR3
LED_LINK_1000	= 100	CONFIG2	ANEG3	ANEG2	ANEG1
LED_DUPLEX	= 011	CONFIG3	ANEG0	ENA_XC	DIS_125
LED_RX	= 010	CONFIG4	HWCFG_MODE2	HWCFG_MODE1	HWCFG_MODE0
LED_TX	= 001	CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE3
VSS	= 000	CONFIG6	SEL_TWSI	INT_POL	75/50 ohm

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.


APPROVAL	DATE	EMBEDDED PLANET 4760 Richmond Road, Suite 400 Warrensburg Heights, OH 44128 www.embeddedplanet.com
Page Name		Gig-Ethernet 1
Title		Des0211_11
Size	Document Number	Rev
Custom	Des0211_11_sch_10	1.0
Date:	Thursday, September 07, 2006	Sheet 8 of 11







**PCI SLOT\_0**

Include silkscreen text:  
"SUPPORTS +3.3V IO ONLY"



**PCI SLOT\_1**


Include silkscreen text:  
"SUPPORTS +3.3V IO ONLY"



Optional PRSNT signals are not used, max 25W is available

PRSNT1#	PRSNT2#	Expansion Configuration
Open	Open	No expansion board present
Ground	Open	Expansion board present, 25 W maximum
Open	Ground	Expansion board present, 15 W maximum
Ground	Ground	Expansion board present, 7.5 W maximum

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.



APPROVAL	DATE	 <b>EMBEDDED PLANET</b> 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com
		Title <b>Des0211_11</b>
		Size <b>Custom</b>
		Document Number <b>Des0211_11_sch_10</b>
		Date: <b>Thursday, September 07, 2006</b> Sheet <b>9</b> of <b>11</b>
		Rev <b>1.0</b>

**RO resistors for 440GRx only**


Place these resistors as close as possible to the CPU's pin


Keep all other high speed signals away from these traces

**NO POP for 440EPx**



This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others. Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.

APPROVAL	DATE	 <p><b>EMBEDDED PLANET</b> 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com</p>
		Page Name <b>USB</b>
		Title <b>Des0211_11</b>
		Size Document Number
		Custom <b>Des0211_11_sch_10</b>
		Date: Thursday, September 07, 2006 Sheet 10 of 11
		Rev 1.0



Assertion of USB2\_RESET may be asynchronous to CLK\_USB2\_CPLD  
 De-assertion of USB2\_RESET must be synchronous to CLK\_USB2\_CPLD

This document contains confidential and proprietary information. Neither the document, nor reproductions of it, nor information derived from it, is to be given to others.  
 Copyright © 2005 Embedded Planet, LLC. All Rights Reserved.

APPROVAL	DATE	EMBEDDED PLANET 4760 Richmond Road, Suite 400 Warrensville Heights, OH 44128 www.embeddedplanet.com	
		Page Name	CPLD
		Title	Des0211_11
Size	Document Number	Rev	
Custom	Des0211_11_sch_10	1.0	
Date:	Wednesday, September 13, 2006	Sheet	11 of 11