©Copyright 2002-2018 SD Association

## SD Host Controller Simplified Specification Version 4.20

25	RO	Host Regulator Voltage Stable
		This status is added from Version 4.10 and is used to check whether host
		regulator voltage is stable for switching signal voltage of UHS-I mode.
		1 Heat Degulator Valtage is stable
		1 Host Regulator Voltage is stable   0 Host Regulator Voltage is not stable
		Support of this function is checked by reading this status after that
		Software Reset For All in the Software Reset register is cleared by the
		Host Controller in initialization. Setting of this status means that the Host
		Controller supports this function.
		This status may be related to <b>1.8V Signaling Enable</b> in the Host Control 2
		register. Changing 1.8V Signaling Enable causes unstable of host
		regulator voltage for I/O cell. Then once this status is set to 0 and retrieved
		to 1 when host regulator voltage is stable again. When executing power cycle, Host Driver also executes <b>Software Reset For All</b> and it clears 1.8V
		Signaling Enable to go back signal voltage to 3.3V.
		Signaling Enable to go back signal voltage to 0.0 v.
		If this status is not supported, Host Driver should take more than 5ms for
		stable time of host voltage regulator from changing 1.8V Signaling
		Enable. Specific Host Driver may use a specific time, which is provided by
		Host System, instead of using 5ms.
24	RO	CMD Line Signal Level (SD Mode only)
		This status is used to check the <b>CMD</b> line level to recover from errors, and for debugging.
23-20	RO	DAT[3:0] Line Signal Level (SD Mode only)
20 20		This status is used to check the <b>DAT</b> line level to recover from errors, and
		for debugging. This is especially useful in detecting the busy signal level
		from <b>DA</b> /T[0].
		D23 DAT[3]
		D22 DAT[2]
		D21 DAT[1] D20 DAT[0]
19	RO	Write Protect Switch Pin Level
		The Write Protect Switch is supported for memory and combo cards.
/		This bit reflects the <b>SDWP#</b> pin.
	$\langle \ \rangle$	···
	( ) )	1 Write enabled ( <b>SDWP#=</b> 1)
		0 Write protected ( <b>SDWP#=</b> 0)
18	RO	Card Detect Pin Level
		This bit reflects the inverse value of the <b>SDCD</b> # pin. Debouncing is not
		performed on this bit. This bit may be valid when <b>Card State Stable</b> is set to 1, but it is not guaranteed because of propagation delay. Use of this bit
$\wedge$	$\mathcal{V}$	is limited to testing since it must be debounced by software.
		1 Card present ( <b>SDCD#</b> =0)
		0 No card present (SDCD#=1)