[U-Boot-Users] Bug in AT91RM9200: icache not enabled!
steven.scholz at imc-berlin.de
Mon Mar 14 09:23:45 CET 2005
>>* Patch by Steven Scholz, 13 March 2005:
>> fix cache enabling for AT91RM9200
> Seems to work fine for me.
>>Please remove the line
>> orr r0, r0, #0x00000004 @ set bit 3 (C) D-Cache
>>if we don't need the data cache for the AT91RM9200. I am not sure if they will
>>help for CRCs or unzipping...
> I don't see any obvious effect with or without this line regarding
> time needed for CRC or unzip. Why should we remove it?
Cause this bit is not set by arm920t/start.S either. Maybe for some reason?
Anyway, why has DCACHE no effect on CRC? It should though.
More information about the U-Boot