[U-Boot] [PATCH 1/2 V5] EXYNOS5: PINMUX: Added default pinumx settings
Simon Glass
sjg at chromium.org
Thu Jun 7 06:30:33 CEST 2012
Hi,
On Mon, Jun 4, 2012 at 10:52 PM, Rajeshwari Shinde <rajeshwari.s at samsung.com
> wrote:
> This patch performs the pinmux configuration in a common file.
> As of now only EXYNOS5 pinmux for SDMMC, UART and Ethernet is
> supported.
>
> Signed-off-by: Abhilash Kesavan <a.kesavan at samsung.com>
> Signed-off-by: Che-Liang Chiou <clchiou at chromium.org>
> Signed-off-by: Rajeshwari Shinde <rajeshwari.s at samsung.com>
> Acked-by: Chander Kashyap <chander.kashyap at linaro.org>
>
Acked-by: Simon Glass <sjg at chromium.org>
> ---
> Changes in V2:
> - Adding pinmux.c to Makefile moved to this patch.
> - exynos5_pinmux_config made static
> Changes in V3:
> - Separate functions made for each peripheral
> - enum periph_id moved to a separate periph.h
> Changes in V4:
> - removed variable declarations from exynos5_pinmux_config
> Chnages in V5:
> - added a return statement for function exynos5_mmc_config
> and added a check for same
> arch/arm/cpu/armv7/exynos/Makefile | 2 +-
> arch/arm/cpu/armv7/exynos/pinmux.c | 219
> +++++++++++++++++++++++++++++
> arch/arm/include/asm/arch-exynos/periph.h | 47 ++++++
> arch/arm/include/asm/arch-exynos/pinmux.h | 58 ++++++++
> 4 files changed, 325 insertions(+), 1 deletions(-)
> create mode 100644 arch/arm/cpu/armv7/exynos/pinmux.c
> create mode 100644 arch/arm/include/asm/arch-exynos/periph.h
> create mode 100644 arch/arm/include/asm/arch-exynos/pinmux.h
>
> diff --git a/arch/arm/cpu/armv7/exynos/Makefile
> b/arch/arm/cpu/armv7/exynos/Makefile
> index 90ec2bd..9119961 100644
> --- a/arch/arm/cpu/armv7/exynos/Makefile
> +++ b/arch/arm/cpu/armv7/exynos/Makefile
> @@ -22,7 +22,7 @@ include $(TOPDIR)/config.mk
>
> LIB = $(obj)lib$(SOC).o
>
> -COBJS += clock.o power.o soc.o system.o
> +COBJS += clock.o power.o soc.o system.o pinmux.o
>
> SRCS := $(SOBJS:.o=.S) $(COBJS:.o=.c)
> OBJS := $(addprefix $(obj),$(COBJS) $(SOBJS))
> diff --git a/arch/arm/cpu/armv7/exynos/pinmux.c
> b/arch/arm/cpu/armv7/exynos/pinmux.c
> new file mode 100644
> index 0000000..23ed2bf
> --- /dev/null
> +++ b/arch/arm/cpu/armv7/exynos/pinmux.c
> @@ -0,0 +1,219 @@
> +/*
> + * Copyright (c) 2012 Samsung Electronics.
> + * Abhilash Kesavan <a.kesavan at samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#include <common.h>
> +#include <asm/arch/gpio.h>
> +#include <asm/arch/pinmux.h>
> +#include <asm/arch/sromc.h>
> +
> +static void exynos5_uart_config(int peripheral)
> +{
> + struct exynos5_gpio_part1 *gpio1 =
> + (struct exynos5_gpio_part1 *)
> samsung_get_base_gpio_part1();
> + struct s5p_gpio_bank *bank;
> + int i, start, count;
> +
> + switch (peripheral) {
> + case PERIPH_ID_UART0:
> + bank = &gpio1->a0;
> + start = 0;
> + count = 4;
> + break;
> + case PERIPH_ID_UART1:
> + bank = &gpio1->a0;
> + start = 4;
> + count = 4;
> + break;
> + case PERIPH_ID_UART2:
> + bank = &gpio1->a1;
> + start = 0;
> + count = 4;
> + break;
> + case PERIPH_ID_UART3:
> + bank = &gpio1->a1;
> + start = 4;
> + count = 2;
> + break;
> + }
> + for (i = start; i < start + count; i++) {
> + s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
> + s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
> + }
> +}
> +
> +static int exynos5_mmc_config(int peripheral, int flags)
> +{
> + struct exynos5_gpio_part1 *gpio1 =
> + (struct exynos5_gpio_part1 *)
> samsung_get_base_gpio_part1();
> + struct s5p_gpio_bank *bank, *bank_ext;
> + int i;
>
blank line here
> + switch (peripheral) {
> + case PERIPH_ID_SDMMC0:
> + bank = &gpio1->c0;
> + bank_ext = &gpio1->c1;
> + break;
> + case PERIPH_ID_SDMMC1:
> + bank = &gpio1->c1;
> + bank_ext = NULL;
> + break;
> + case PERIPH_ID_SDMMC2:
> + bank = &gpio1->c2;
> + bank_ext = &gpio1->c3;
> + break;
> + case PERIPH_ID_SDMMC3:
> + bank = &gpio1->c3;
> + bank_ext = NULL;
> + break;
> + }
> + if ((flags & PINMUX_FLAG_8BIT_MODE) && !bank_ext) {
> + debug("SDMMC device %d does not support 8bit mode",
> + peripheral);
> + return -1;
> + }
> + if (flags & PINMUX_FLAG_8BIT_MODE) {
> + for (i = 3; i <= 6; i++) {
> + s5p_gpio_cfg_pin(bank_ext, i, GPIO_FUNC(0x3));
> + s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_UP);
> + s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X);
> + }
> + }
> + for (i = 0; i < 2; i++) {
> + s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
> + s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
> + s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
> + }
> + for (i = 3; i <= 6; i++) {
> + s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
> + s5p_gpio_set_pull(bank, i, GPIO_PULL_UP);
> + s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
> + }
> + return 0;
> +}
> +
> +static void exynos5_sromc_config(int flags)
> +{
> + struct exynos5_gpio_part1 *gpio1 =
> + (struct exynos5_gpio_part1 *)
> samsung_get_base_gpio_part1();
> + int i;
> +
> + /*
> + * SROM:CS1 and EBI
> + *
> + * GPY0[0] SROM_CSn[0]
> + * GPY0[1] SROM_CSn[1](2)
> + * GPY0[2] SROM_CSn[2]
> + * GPY0[3] SROM_CSn[3]
> + * GPY0[4] EBI_OEn(2)
> + * GPY0[5] EBI_EEn(2)
> + *
> + * GPY1[0] EBI_BEn[0](2)
> + * GPY1[1] EBI_BEn[1](2)
> + * GPY1[2] SROM_WAIT(2)
> + * GPY1[3] EBI_DATA_RDn(2)
> + */
> + s5p_gpio_cfg_pin(&gpio1->y0, (flags & PINMUX_FLAG_BANK),
> + GPIO_FUNC(2));
> + s5p_gpio_cfg_pin(&gpio1->y0, 4, GPIO_FUNC(2));
> + s5p_gpio_cfg_pin(&gpio1->y0, 5, GPIO_FUNC(2));
> +
> + for (i = 0; i < 4; i++)
> + s5p_gpio_cfg_pin(&gpio1->y1, i, GPIO_FUNC(2));
> +
> + /*
> + * EBI: 8 Addrss Lines
> + *
> + * GPY3[0] EBI_ADDR[0](2)
> + * GPY3[1] EBI_ADDR[1](2)
> + * GPY3[2] EBI_ADDR[2](2)
> + * GPY3[3] EBI_ADDR[3](2)
> + * GPY3[4] EBI_ADDR[4](2)
> + * GPY3[5] EBI_ADDR[5](2)
> + * GPY3[6] EBI_ADDR[6](2)
> + * GPY3[7] EBI_ADDR[7](2)
> + *
> + * EBI: 16 Data Lines
> + *
> + * GPY5[0] EBI_DATA[0](2)
> + * GPY5[1] EBI_DATA[1](2)
> + * GPY5[2] EBI_DATA[2](2)
> + * GPY5[3] EBI_DATA[3](2)
> + * GPY5[4] EBI_DATA[4](2)
> + * GPY5[5] EBI_DATA[5](2)
> + * GPY5[6] EBI_DATA[6](2)
> + * GPY5[7] EBI_DATA[7](2)
> + *
> + * GPY6[0] EBI_DATA[8](2)
> + * GPY6[1] EBI_DATA[9](2)
> + * GPY6[2] EBI_DATA[10](2)
> + * GPY6[3] EBI_DATA[11](2)
> + * GPY6[4] EBI_DATA[12](2)
> + * GPY6[5] EBI_DATA[13](2)
> + * GPY6[6] EBI_DATA[14](2)
> + * GPY6[7] EBI_DATA[15](2)
> + */
> + for (i = 0; i < 8; i++) {
> + s5p_gpio_cfg_pin(&gpio1->y3, i, GPIO_FUNC(2));
> + s5p_gpio_set_pull(&gpio1->y3, i, GPIO_PULL_UP);
> +
> + s5p_gpio_cfg_pin(&gpio1->y5, i, GPIO_FUNC(2));
> + s5p_gpio_set_pull(&gpio1->y5, i, GPIO_PULL_UP);
> +
> + s5p_gpio_cfg_pin(&gpio1->y6, i, GPIO_FUNC(2));
> + s5p_gpio_set_pull(&gpio1->y6, i, GPIO_PULL_UP);
> + }
> +}
> +
> +static int exynos5_pinmux_config(int peripheral, int flags)
> +{
> + switch (peripheral) {
> + case PERIPH_ID_UART0:
> + case PERIPH_ID_UART1:
> + case PERIPH_ID_UART2:
> + case PERIPH_ID_UART3:
> + exynos5_uart_config(peripheral);
> + break;
> + case PERIPH_ID_SDMMC0:
> + case PERIPH_ID_SDMMC1:
> + case PERIPH_ID_SDMMC2:
> + case PERIPH_ID_SDMMC3:
> + return exynos5_mmc_config(peripheral, flags);
> + case PERIPH_ID_SROMC:
> + exynos5_sromc_config(flags);
> + break;
> + default:
> + debug("%s: invalid peripheral %d", __func__, peripheral);
> + return -1;
> + }
> +
> + return 0;
> +}
> +
> +int exynos_pinmux_config(int peripheral, int flags)
> +{
> + if (cpu_is_exynos5())
> + return exynos5_pinmux_config(peripheral, flags);
> + else {
> + debug("pinmux functionality not supported\n");
> + return -1;
> + }
> +}
> diff --git a/arch/arm/include/asm/arch-exynos/periph.h
> b/arch/arm/include/asm/arch-exynos/periph.h
> new file mode 100644
> index 0000000..5db25aa
> --- /dev/null
> +++ b/arch/arm/include/asm/arch-exynos/periph.h
> @@ -0,0 +1,47 @@
> +/*
> + * Copyright (C) 2012 Samsung Electronics
> + * Rajeshwari Shinde <rajeshwari.s at samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#ifndef __ASM_ARM_ARCH_PERIPH_H
> +#define __ASM_ARM_ARCH_PERIPH_H
> +
> +/*
> + * Peripherals requiring clock/pinmux configuration. List will
> + * grow with support for more devices getting added.
> + *
> + */
> +enum periph_id {
> + PERIPH_ID_SDMMC0,
> + PERIPH_ID_SDMMC1,
> + PERIPH_ID_SDMMC2,
> + PERIPH_ID_SDMMC3,
> + PERIPH_ID_SROMC,
> + PERIPH_ID_UART0,
> + PERIPH_ID_UART1,
> + PERIPH_ID_UART2,
> + PERIPH_ID_UART3,
> +
> + PERIPH_ID_COUNT,
> + PERIPH_ID_NONE = -1,
> +};
> +
> +#endif /* __ASM_ARM_ARCH_PERIPH_H */
> diff --git a/arch/arm/include/asm/arch-exynos/pinmux.h
> b/arch/arm/include/asm/arch-exynos/pinmux.h
> new file mode 100644
> index 0000000..10ea736
> --- /dev/null
> +++ b/arch/arm/include/asm/arch-exynos/pinmux.h
> @@ -0,0 +1,58 @@
> +/*
> + * Copyright (C) 2012 Samsung Electronics
> + * Abhilash Kesavan <a.kesavan at samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#ifndef __ASM_ARM_ARCH_PINMUX_H
> +#define __ASM_ARM_ARCH_PINMUX_H
> +
> +#include "periph.h"
> +
> +/*
> + * Flags for setting specific configarations of peripherals.
> + * List will grow with support for more devices getting added.
> + */
> +enum {
> + PINMUX_FLAG_NONE = 0x00000000,
> +
> + /* Flags for eMMC */
> + PINMUX_FLAG_8BIT_MODE = 1 << 0, /* SDMMC 8-bit mode */
> +
> + /* Flags for SROM controller */
> + PINMUX_FLAG_BANK = 3 << 0, /* bank number (0-3) */
> + PINMUX_FLAG_16BIT = 1 << 2, /* 16-bit width */
> +};
> +
> +/**
> + * Configures the pinmux for a particular peripheral.
> + *
> + * Each gpio can be configured in many different ways (4 bits on exynos)
> + * such as "input", "output", "special function", "external interrupt"
> + * etc. This function will configure the peripheral pinmux along with
> + * pull-up/down and drive strength.
> + *
> + * @param peripheral peripheral to be configured
> + * @param flags configure flags
> + * @return 0 if ok, -1 on error (e.g. unsupported peripheral)
> + */
> +int exynos_pinmux_config(int peripheral, int flags);
> +
> +#endif
> --
> 1.7.4.4
>
>
More information about the U-Boot
mailing list