[U-Boot] [PATCH 1/1] MX53: DDR: Fix ZQHWCTRL field TZQ_CS

[Stefano Babic]

On 28/03/2012 15:31, Fabio Estevam wrote:
> On 3/28/12, Stefano Babic <sbabic at denx.de> wrote:
>> On 22/03/2012 23:00, Troy Kisky wrote:
>>> Currently, board files are setting this field to 0x01
>>> which the manual says is a reserved value. Change to
>>> use the default of 0x04 - 128 cycles.
>>>
>>> Signed-off-by: Troy Kisky <troy.kisky at boundarydevices.com>
>>> ---
>>
>> Thanks everybody to fix / explain this issue.
>>
>> Applied to u-boot-imx(fix), thanks.
> 
> Just noticed in this thread that Troy reported a typo in his commit
> log: it should have said
> "default of 0x02 - 128 cycles"

Right - I have fixed it myself on the tree, thanks.

Stefano

-- 
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================