[U-Boot] [PATCH] ARM: mx5: Enable L2 cache
Fabio Estevam
fabio.estevam at freescale.com
Mon Sep 30 18:16:52 CEST 2013
Enable L2 cache for improving the system performance.
Signed-off-by: Fabio Estevam <fabio.estevam at freescale.com>
---
arch/arm/cpu/armv7/mx5/lowlevel_init.S | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/arm/cpu/armv7/mx5/lowlevel_init.S b/arch/arm/cpu/armv7/mx5/lowlevel_init.S
index fc7c767..e4cd85c 100644
--- a/arch/arm/cpu/armv7/mx5/lowlevel_init.S
+++ b/arch/arm/cpu/armv7/mx5/lowlevel_init.S
@@ -45,6 +45,12 @@
#endif
mcr 15, 1, r0, c9, c0, 2
+
+ /* enable L2 cache */
+ mrc 15, 0, r0, c1, c0, 1
+ orr r0, r0, #2
+ mcr 15, 0, r0, c1, c0, 1
+
.endm /* init_l2cc */
/* AIPS setup - Only setup MPROTx registers.
--
1.8.1.2
More information about the U-Boot
mailing list