Marek Vasut wrote: > Take a look at SR# 1-1347946851 in the FSL internal bug tracker. It > looks like the PCIe IP core implementation in the MX6 is bugged in my > opinion. Are there any publicly available info regarding this SR? Dave