[U-Boot] [PATCH v3] drivers: net: cpsw: always flush cache of size aligned to PKTALIGN
Tom Rini
trini at konsulko.com
Thu Aug 11 13:30:14 CEST 2016
On Thu, Aug 11, 2016 at 01:00:59PM +0530, Lokesh Vutla wrote:
> cpsw tries to flush dcache which is not in the range of PKTALIGN.
> Because of this the following warning comes while flushing:
>
> CACHE: Misaligned operation at range [dffecec0, dffed016]
>
> Fix it by flushing cache of size aligned to PKTALIGN.
>
> Signed-off-by: Lokesh Vutla <lokeshvutla at ti.com>
Reviewed-by: Tom Rini <trini at konsulko.com>
--
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160811/da4cc1f8/attachment.sig>
More information about the U-Boot
mailing list