[U-Boot] [PATCH] davinci: omapl138_lcdk: increase PLL0 frequency

[Tom Rini]

On Thu, Dec 01, 2016 at 12:07:43PM +0100, Bartosz Golaszewski wrote:

> The LCDC controller on the lcdk board has high memory throughput
> requirements. Even with the kernel-side tweaks to master peripheral
> and peripheral bus burst priorities, the default PLL0 frquency of
> 300 MHz is not enough to service the LCD controller and causes
> DMA FIFO underflows.
> 
> Increment the PLL0 multiplier to 37, resulting in PLL0 frequency of
> 456 MHz - the same value that downstream reference u-boot from Texas
> Instruments uses.
> 
> Signed-off-by: Bartosz Golaszewski <bgolaszewski at baylibre.com>

Reviewed-by: Tom Rini <trini at konsulko.com>

-- 
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20161201/8eb969f5/attachment.sig>