[U-Boot] Please pull u-boot-x86
Bin Meng
bmeng.cn at gmail.com
Sat Sep 16 09:54:47 UTC 2017
Hi Tom,
The following changes since commit 079c92b0a77b9a9bf237a9430ed16cf81d43ce5d:
ARM: davinci: Remove CONFIG_SOC_DA830 (2017-09-15 12:35:48 -0400)
are available in the git repository at:
git://git.denx.de/u-boot-x86.git
for you to fetch changes up to 8a1c44271c55961fb70fb6177f9c02fdb05287c5:
x86: ivybridge: remove unused variables (2017-09-16 14:57:44 +0800)
----------------------------------------------------------------
Bin Meng (13):
x86: tsc: Add Airmont reference clock values
x86: fsp: Update struct common_buf for FSP spec 1.1
x86: fsp: Add FSP_GRAPHICS_INFO_HOB
x86: Add Video BIOS Table (VBT) related Kconfig options
tools: binman: Add a new entry type for Intel VBT
x86: dts: Include Intel Video BIOS Table in the ROM image
x86: dm: video: Add a framebuffer driver that utilizes VBT
x86: fsp: Update fsp command to show spec 1.1 header
x86: Add Intel Braswell SoC support
x86: braswell: Add microcode for B0/C0/D0 stepping SoC
x86: braswell: Add FSP configuration
x86: braswell: Disable PUNIT power configuration for B0 stepping
x86: Support Intel Cherry Hill board
Heinrich Schuchardt (1):
x86: ivybridge: remove unused variables
Simon Glass (5):
board_f: Drop the timer after relocation
dm: x86: Allow TSC timer to be used before DM is ready
bootstage: Drop unused options
bootstage: Provide a separate record count setting for SPL
x86: Enable early timer for chromebook_link
arch/x86/Kconfig | 43 ++
arch/x86/cpu/Makefile | 1 +
arch/x86/cpu/braswell/Kconfig | 39 +
arch/x86/cpu/braswell/Makefile | 7 +
arch/x86/cpu/braswell/braswell.c | 36 +
arch/x86/cpu/braswell/cpu.c | 170 +++++
arch/x86/cpu/braswell/early_uart.c | 82 +++
arch/x86/cpu/braswell/fsp_configs.c | 164 +++++
arch/x86/cpu/ivybridge/northbridge.c | 10 -
arch/x86/dts/Makefile | 1 +
arch/x86/dts/cherryhill.dts | 215 ++++++
arch/x86/dts/microcode/m01406c2220.dtsi | 4308
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
arch/x86/dts/microcode/m01406c3363.dtsi | 4308
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
arch/x86/dts/microcode/m01406c440a.dtsi | 4308
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
arch/x86/dts/u-boot.dtsi | 6 +
arch/x86/include/asm/arch-braswell/fsp/fsp_configs.h | 89 +++
arch/x86/include/asm/arch-braswell/fsp/fsp_vpd.h | 172 +++++
arch/x86/include/asm/arch-braswell/gpio.h | 217 ++++++
arch/x86/include/asm/arch-braswell/iomap.h | 50 ++
arch/x86/include/asm/fsp/fsp_api.h | 3 +-
arch/x86/include/asm/fsp/fsp_hob.h | 34 +
arch/x86/include/asm/fsp/fsp_infoheader.h | 9 +-
arch/x86/include/asm/fsp/fsp_support.h | 12 +
arch/x86/include/asm/global_data.h | 1 +
arch/x86/lib/fsp/Makefile | 1 +
arch/x86/lib/fsp/cmd_fsp.c | 24 +-
arch/x86/lib/fsp/fsp_graphics.c | 124 ++++
arch/x86/lib/fsp/fsp_support.c | 7 +
board/intel/Kconfig | 10 +
board/intel/cherryhill/Kconfig | 25 +
board/intel/cherryhill/MAINTAINERS | 6 +
board/intel/cherryhill/Makefile | 7 +
board/intel/cherryhill/cherryhill.c | 596 +++++++++++++++
board/intel/cherryhill/start.S | 9 +
common/Kconfig | 16 +-
common/board_f.c | 3 +
common/bootstage.c | 6 +-
configs/cherryhill_defconfig | 36 +
configs/chromebook_link64_defconfig | 1 +
configs/chromebook_link_defconfig | 1 +
configs/sandbox_defconfig | 1 -
configs/sandbox_flattree_defconfig | 1 -
configs/sandbox_noblk_defconfig | 1 -
configs/sandbox_spl_defconfig | 1 -
doc/README.x86 | 30 +
drivers/timer/tsc_timer.c | 47 +-
include/bootstage.h | 6 -
include/configs/cherryhill.h | 22 +
tools/binman/etype/intel_vbt.py | 14 +
tools/binman/func_test.py | 9 +-
tools/binman/test/46_intel-vbt.dts | 14 +
51 files changed, 15254 insertions(+), 49 deletions(-)
create mode 100644 arch/x86/cpu/braswell/Kconfig
create mode 100644 arch/x86/cpu/braswell/Makefile
create mode 100644 arch/x86/cpu/braswell/braswell.c
create mode 100644 arch/x86/cpu/braswell/cpu.c
create mode 100644 arch/x86/cpu/braswell/early_uart.c
create mode 100644 arch/x86/cpu/braswell/fsp_configs.c
create mode 100644 arch/x86/dts/cherryhill.dts
create mode 100644 arch/x86/dts/microcode/m01406c2220.dtsi
create mode 100644 arch/x86/dts/microcode/m01406c3363.dtsi
create mode 100644 arch/x86/dts/microcode/m01406c440a.dtsi
create mode 100644 arch/x86/include/asm/arch-braswell/fsp/fsp_configs.h
create mode 100644 arch/x86/include/asm/arch-braswell/fsp/fsp_vpd.h
create mode 100644 arch/x86/include/asm/arch-braswell/gpio.h
create mode 100644 arch/x86/include/asm/arch-braswell/iomap.h
create mode 100644 arch/x86/lib/fsp/fsp_graphics.c
create mode 100644 board/intel/cherryhill/Kconfig
create mode 100644 board/intel/cherryhill/MAINTAINERS
create mode 100644 board/intel/cherryhill/Makefile
create mode 100644 board/intel/cherryhill/cherryhill.c
create mode 100644 board/intel/cherryhill/start.S
create mode 100644 configs/cherryhill_defconfig
create mode 100644 include/configs/cherryhill.h
create mode 100644 tools/binman/etype/intel_vbt.py
create mode 100644 tools/binman/test/46_intel-vbt.dts
Regards,
Bin
More information about the U-Boot
mailing list