[U-Boot] [U-Boot, v2, 05/14] clk: rockchip: Add rk3328 SARADC clock support
David Wu
david.wu at rock-chips.com
Tue Sep 19 10:57:10 UTC 2017
Spam detection software, running on the system "lists.denx.de",
has identified this incoming email as possible spam. The original
message has been attached to this so you can view it or label
similar future email. If you have any questions, see
@@CONTACT_ADDRESS@@ for details.
Content preview: The clk_saradc is dividing from the 24M, clk_saradc=24MHz/(saradc_div_con+1).
SARADC integer divider control register is 10-bits width. Signed-off-by:
David Wu <david.wu at rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich at theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich at theobroma-systems.com> ---
[...]
Content analysis details: (6.9 points, 5.0 required)
pts rule name description
---- ---------------------- --------------------------------------------------
0.6 RCVD_IN_SORBS_WEB RBL: SORBS: sender is an abusable web server
[58.22.7.114 listed in dnsbl.sorbs.net]
1.2 RCVD_IN_BL_SPAMCOP_NET RBL: Received via a relay in bl.spamcop.net
[Blocked - see <http://www.spamcop.net/bl.shtml?58.22.7.114>]
2.7 RCVD_IN_PSBL RBL: Received via a relay in PSBL
[211.157.147.135 listed in psbl.surriel.com]
2.4 RCVD_IN_MSPIKE_L5 RBL: Very bad reputation (-5)
[211.157.147.135 listed in bl.mailspike.net]
0.0 RCVD_IN_MSPIKE_BL Mailspike blacklisted
-------------- next part --------------
An embedded message was scrubbed...
From: David Wu <david.wu at rock-chips.com>
Subject: [U-Boot,v2,05/14] clk: rockchip: Add rk3328 SARADC clock support
Date: Tue, 19 Sep 2017 18:57:10 +0800
Size: 4127
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20170919/8805c05c/attachment.mht>
More information about the U-Boot
mailing list