[U-Boot] [U-Boot, 5/7] clk: clk_stm32f: Configure SAI PLL to generate LTDC pixel clock
Tom Rini
trini at konsulko.com
Wed Mar 14 14:08:44 UTC 2018
On Thu, Feb 08, 2018 at 05:20:49PM +0100, patrice.chotard at st.com wrote:
> From: Patrice Chotard <patrice.chotard at st.com>
>
> Configure SAI PLL configuration to generate LTDC pixel clock on
> the PLLSAIR output.
>
> PLLSAI is enabled only if CONFIG_VIDEO_STM32 flag is set.
>
> Signed-off-by: Patrice Chotard <patrice.chotard at st.com>
Applied to u-boot/master, thanks!
--
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20180314/10a4ef59/attachment.sig>
More information about the U-Boot
mailing list