[PATCH 07/20] clk: imx: pllv3: add set_rate() support

[Lukasz Majewski]

On Wed,  4 Dec 2019 18:44:26 +0100
Giulio Benetti <giulio.benetti at benettiengineering.com> wrote:

> Add generic set_rate() support.
> 
> Signed-off-by: Giulio Benetti <giulio.benetti at benettiengineering.com>
> ---
>  drivers/clk/imx/clk-pllv3.c | 27 +++++++++++++++++++++++++++
>  1 file changed, 27 insertions(+)
> 
> diff --git a/drivers/clk/imx/clk-pllv3.c b/drivers/clk/imx/clk-pllv3.c
> index 9b37cd9cd9..a721dbee94 100644
> --- a/drivers/clk/imx/clk-pllv3.c
> +++ b/drivers/clk/imx/clk-pllv3.c
> @@ -17,6 +17,7 @@
>  #define UBOOT_DM_CLK_IMX_PLLV3_USB	"imx_clk_pllv3_usb"
>  
>  #define BM_PLL_POWER		(0x1 << 12)
> +#define BM_PLL_LOCK		(0x1 << 31)
>  
>  struct clk_pllv3 {
>  	struct clk	clk;
> @@ -39,6 +40,31 @@ static ulong clk_pllv3_generic_get_rate(struct clk
> *clk) return (div == 1) ? parent_rate * 22 : parent_rate * 20;
>  }
>  
> +static ulong clk_pllv3_generic_set_rate(struct clk *clk, ulong rate)
> +{
> +	struct clk_pllv3 *pll = to_clk_pllv3(clk);
> +	unsigned long parent_rate = clk_get_parent_rate(clk);
> +	u32 val, div;
> +
> +	if (rate == parent_rate * 22)
> +		div = 1;
> +	else if (rate == parent_rate * 20)
> +		div = 0;
> +	else
> +		return -EINVAL;
> +
> +	val = readl(pll->base);
> +	val &= ~(pll->div_mask << pll->div_shift);
> +	val |= (div << pll->div_shift);
> +	writel(val, pll->base);
> +
> +	/* Wait for PLL to lock */
> +	while (!(readl(pll->base) & BM_PLL_LOCK))
> +		;
> +
> +	return 0;
> +}
> +
>  static int clk_pllv3_generic_enable(struct clk *clk)
>  {
>  	struct clk_pllv3 *pll = to_clk_pllv3(clk);
> @@ -73,6 +99,7 @@ static const struct clk_ops clk_pllv3_generic_ops =
> { .get_rate	= clk_pllv3_generic_get_rate,
>  	.enable		= clk_pllv3_generic_enable,
>  	.disable	= clk_pllv3_generic_disable,
> +	.set_rate	= clk_pllv3_generic_set_rate,
>  };
>  
>  struct clk *imx_clk_pllv3(enum imx_pllv3_type type, const char *name,

Reviewed-by: Lukasz Majewski <lukma at denx.de>


Best regards,

Lukasz Majewski

--

DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-59 Fax: (+49)-8142-66989-80 Email: lukma at denx.de
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 488 bytes
Desc: OpenPGP digital signature
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20191208/f424e73e/attachment.sig>