[U-Boot] [PATCH v3 00/11] SMP support for RISC-V
Bin Meng
bmeng.cn at gmail.com
Thu Mar 21 23:06:15 UTC 2019
On Thu, Mar 21, 2019 at 11:39 PM Troy Benjegerdes <hozer at hozed.org> wrote:
>
> On Sun, Mar 17, 2019 at 07:28:31PM +0100, Lukas Auer wrote:
> > This patch series adds SMP support for RISC-V to U-Boot. It allows
> > U-Boot to run on multi-hart systems (hart is the RISC-V terminology for
> > hardware thread). Images passed to bootm will be started on all harts.
> > The bootm command is currently the only one that will boot images on all
> > harts, bootefi is not yet supported.
> >
> > The patches have been successfully tested on both QEMU (machine and
> > supervisor mode) and the HiFive Unleashed board (supervisor mode), using
> > BBL and OpenSBI.
>
> Can you describe the test configuration and boot flow a little more, or post an
> SDcard image that boots with the switches as shown in the readme at [1]
>
> I don't see any board-specific memory initialization code anywhere, so I assume
> you are still using the original SiFive FSBL, and not the u-boot version that
> includes the memory init code [2]
>
Correct. Mainline U-Boot on the FU540 board runs on S-mode currently.
You can refer to documentation doc/README.sifive-fu540
> [1] https://github.com/sifive/freedom-u-sdk
> [2] https://github.com/sifive/HiFive_U-Boot
>
Regards,
Bin
More information about the U-Boot
mailing list