[PATCH] cache: l2x0: Fix write to incorrect shared-override bit

Tom Rini trini at konsulko.com
Sun Apr 26 13:27:08 CEST 2020

On Fri, Apr 17, 2020 at 02:45:35PM +0800, Ley Foon Tan wrote:

> The existing code write bit-0 for shared attribute override enable bit.
> It should be bit-22 based on cache controller specification [1].
> [1] http://infocenter.arm.com/help/topic/com.arm.doc.ddi0246f/DDI0246F_l2c310_r3p2_trm.pdf
> Signed-off-by: Ley Foon Tan <ley.foon.tan at intel.com>

Applied to u-boot/master, thanks!

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 659 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200426/8a8e3bd7/attachment.sig>

More information about the U-Boot mailing list