[PATCH 06/11] powerpc: dts: t4240rdb: add FMan v3 nodes
Camelia Groza
camelia.groza at oss.nxp.com
Fri Apr 9 16:23:12 CEST 2021
From: Camelia Groza <camelia.groza at nxp.com>
Add the FMan v3 nodes for the T4240RDB. The nodes are copied over with
little modification from the Linux kernel source code.
Signed-off-by: Camelia Groza <camelia.groza at nxp.com>
---
arch/powerpc/dts/t4240rdb.dts | 142 +++++++++++++++++++++++++++++++++-
1 file changed, 141 insertions(+), 1 deletion(-)
diff --git a/arch/powerpc/dts/t4240rdb.dts b/arch/powerpc/dts/t4240rdb.dts
index 635065a03685..6d31675c5ead 100644
--- a/arch/powerpc/dts/t4240rdb.dts
+++ b/arch/powerpc/dts/t4240rdb.dts
@@ -3,7 +3,7 @@
* T4240RDB Device Tree Source
*
* Copyright 2013 - 2015 Freescale Semiconductor Inc.
- * Copyright 2019 NXP
+ * Copyright 2019-2021 NXP
*/
/include/ "t4240.dtsi"
@@ -20,6 +20,144 @@
};
};
+&soc {
+ fman at 400000 {
+ ethernet at e0000 {
+ phy-handle = <&sgmiiphy21>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e2000 {
+ phy-handle = <&sgmiiphy22>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e4000 {
+ phy-handle = <&sgmiiphy23>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e6000 {
+ phy-handle = <&sgmiiphy24>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e8000 {
+ status = "disabled";
+ };
+
+ ethernet at ea000 {
+ status = "disabled";
+ };
+
+ ethernet at f0000 {
+ phy-handle = <&xfiphy1>;
+ phy-connection-type = "xgmii";
+ };
+
+ ethernet at f2000 {
+ phy-handle = <&xfiphy2>;
+ phy-connection-type = "xgmii";
+ };
+ };
+
+ fman at 500000 {
+ ethernet at e0000 {
+ phy-handle = <&sgmiiphy41>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e2000 {
+ phy-handle = <&sgmiiphy42>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e4000 {
+ phy-handle = <&sgmiiphy43>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e6000 {
+ phy-handle = <&sgmiiphy44>;
+ phy-connection-type = "sgmii";
+ };
+
+ ethernet at e8000 {
+ status = "disabled";
+ };
+
+ ethernet at ea000 {
+ status = "disabled";
+ };
+
+ ethernet at f0000 {
+ phy-handle = <&xfiphy3>;
+ phy-connection-type = "xgmii";
+ };
+
+ ethernet at f2000 {
+ phy-handle = <&xfiphy4>;
+ phy-connection-type = "xgmii";
+ };
+
+ mdio at fc000 {
+ sgmiiphy21: ethernet-phy at 0 {
+ reg = <0x0>;
+ };
+
+ sgmiiphy22: ethernet-phy at 1 {
+ reg = <0x1>;
+ };
+
+ sgmiiphy23: ethernet-phy at 2 {
+ reg = <0x2>;
+ };
+
+ sgmiiphy24: ethernet-phy at 3 {
+ reg = <0x3>;
+ };
+
+ sgmiiphy41: ethernet-phy at 4 {
+ reg = <0x4>;
+ };
+
+ sgmiiphy42: ethernet-phy at 5 {
+ reg = <0x5>;
+ };
+
+ sgmiiphy43: ethernet-phy at 6 {
+ reg = <0x6>;
+ };
+
+ sgmiiphy44: ethernet-phy at 7 {
+ reg = <0x7>;
+ };
+ };
+
+ mdio at fd000 {
+ xfiphy1: ethernet-phy at 10 {
+ compatible = "ethernet-phy-id13e5.1002";
+ reg = <0x10>;
+ };
+
+ xfiphy2: ethernet-phy at 11 {
+ compatible = "ethernet-phy-id13e5.1002";
+ reg = <0x11>;
+ };
+
+ xfiphy3: ethernet-phy at 13 {
+ compatible = "ethernet-phy-id13e5.1002";
+ reg = <0x13>;
+ };
+
+ xfiphy4: ethernet-phy at 12 {
+ compatible = "ethernet-phy-id13e5.1002";
+ reg = <0x12>;
+ };
+ };
+ };
+};
+
&espi0 {
status = "okay";
flash at 0 {
@@ -30,3 +168,5 @@
spi-max-frequency = <10000000>; /* input clock */
};
};
+
+/include/ "t4240si-post.dtsi"
--
2.17.1
More information about the U-Boot
mailing list