[PATCH 09/11] k210: dts: Set PLL1 to the same rate as PLL0
Sean Anderson
seanga2 at gmail.com
Mon Apr 12 05:58:05 CEST 2021
Linux has had some stability issues when using AISRAM with a different
frequency from SRAM. Mirror their change here now that we relocate into
AISRAM.
Signed-off-by: Sean Anderson <seanga2 at gmail.com>
---
arch/riscv/dts/k210.dtsi | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/riscv/dts/k210.dtsi b/arch/riscv/dts/k210.dtsi
index 2492af8038..8bcd3cebde 100644
--- a/arch/riscv/dts/k210.dtsi
+++ b/arch/riscv/dts/k210.dtsi
@@ -501,6 +501,8 @@
#clock-cells = <1>;
compatible = "kendryte,k210-clk";
clocks = <&in0>;
+ assigned-clocks = <&sysclk K210_CLK_PLL1>;
+ assigned-clock-rates = <390000000>;
u-boot,dm-pre-reloc;
};
--
2.31.0
More information about the U-Boot
mailing list