[RFC PATCH v6 2/2] arch: riscv: cpu: fu740: clear feature disable CSR
Rick Chen
rickchen36 at gmail.com
Fri Apr 16 10:14:52 CEST 2021
> From: Green Wan [mailto:green.wan at sifive.com]
> Sent: Thursday, April 15, 2021 4:45 PM
> Cc: Green Wan; Sean Anderson; Bin Meng; Rick Jian-Zhi Chen(陳建志); Bin Meng; Simon Glass; Pragnesh Patel; Jagan Teki; Atish Patra; Leo Yu-Chi Liang(梁育齊); u-boot at lists.denx.de
> Subject: [RFC PATCH v6 2/2] arch: riscv: cpu: fu740: clear feature disable CSR
>
nitpicky: arch
> Clear feature disable CSR to turn on all features of hart. The detail
> is specified at section, 'SiFive Feature Disable CSR', in user manual
>
> https://sifive.cdn.prismic.io/sifive/aee0dd4c-d156-496e-a6c4-db0cf54bbe68_sifive_U74MC_rtl_full_20G1.03.00_manual.pdf
>
> Signed-off-by: Green Wan <green.wan at sifive.com>
> Reviewed-by: Sean Anderson <seanga2 at gmail.com>
> Reviewed-by: Bin Meng <bmeng.cn at gmail.com>
> ---
> arch/riscv/cpu/fu740/spl.c | 15 +++++++++++++++
> 1 file changed, 15 insertions(+)
Reviewed-by: Rick Chen <rick at andestech.com>
More information about the U-Boot
mailing list