[PATCH v3 1/3] riscv: add missing SBI extension definitions
Bin Meng
bmeng.cn at gmail.com
Sun Sep 5 14:00:46 CEST 2021
On Sun, Sep 5, 2021 at 4:38 PM Heinrich Schuchardt <xypron.glpk at gmx.de> wrote:
>
> Add the System Reset Extension and the Hart State Management Extension
> definitions.
>
> Add missing RFENCE Extension enum values.
>
> The SBI 0.1 extension constants are needed for the sbi command. Remove
> an #ifdef.
>
> Cf. https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.adoc
>
> Signed-off-by: Heinrich Schuchardt <xypron.glpk at gmx.de>
> ---
> v3:
> add SBI_HSM_HART_STATUS_SUSPENDED,
> SBI_HSM_HART_STATUS_SUSPEND_PENDING,
> SBI_HSM_HART_STATUS_RESUME_PENDING
> v2:
> correct constants that were blindly copied from Linux
> ---
> arch/riscv/include/asm/sbi.h | 40 ++++++++++++++++++++++++++++++++++--
> 1 file changed, 38 insertions(+), 2 deletions(-)
>
Reviewed-by: Bin Meng <bmeng.cn at gmail.com>
More information about the U-Boot
mailing list