[PATCH v4 1/3] riscv: add missing SBI extension definitions

Bin Meng bmeng.cn at gmail.com
Thu Sep 9 16:12:34 CEST 2021


On Thu, Sep 9, 2021 at 9:11 PM Heinrich Schuchardt
<heinrich.schuchardt at canonical.com> wrote:
>
> Add the System Reset Extension and the Hart State Management Extension
> definitions.
>
> Add missing RFENCE Extension enum values.
>
> The SBI 0.1 extension constants are needed for the sbi command. Remove
> an #ifdef.
>
> Cf. https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.adoc
>
> Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt at canonical.com>
> Reviewed-by: Leo Yu-Chi Liang <ycliang at andestech.com>
> Reviewed-by: Sean Anderson <seanga2 at gmail.com>
> ---
> v4:
>         no change
> v3:
>         add SBI_HSM_HART_STATUS_SUSPENDED,
>             SBI_HSM_HART_STATUS_SUSPEND_PENDING,
>             SBI_HSM_HART_STATUS_RESUME_PENDING
> v2:
>         correct constants that were blindly copied from Linux
> ---
>  arch/riscv/include/asm/sbi.h | 39 ++++++++++++++++++++++++++++++++++--
>  1 file changed, 37 insertions(+), 2 deletions(-)
>

Reviewed-by: Bin Meng <bmeng.cn at gmail.com>


More information about the U-Boot mailing list