[PATCH 4/8] arm: socfpga: vining: Set default SPI NOR mode and frequency
Chee, Tien Fong
tien.fong.chee at intel.com
Mon Sep 27 03:57:10 CEST 2021
> -----Original Message-----
> From: Marek Vasut <marex at denx.de>
> Sent: Tuesday, 14 September, 2021 11:26 AM
> To: u-boot at lists.denx.de
> Cc: Marek Vasut <marex at denx.de>; Lim, Elly Siew Chin
> <elly.siew.chin.lim at intel.com>; Simon Goldschmidt
> <simon.k.r.goldschmidt at gmail.com>; Chee, Tien Fong
> <tien.fong.chee at intel.com>
> Subject: [PATCH 4/8] arm: socfpga: vining: Set default SPI NOR mode and
> frequency
>
> The SPI NOR bus mode is 0 on this system, update it accordingly.
> Increase frequency to 40 MHz and enable SFDP parsing, since the flashes on
> this system support that and it is a huge performance improvement.
>
> Signed-off-by: Marek Vasut <marex at denx.de>
> Cc: Siew Chin Lim <elly.siew.chin.lim at intel.com>
> Cc: Simon Goldschmidt <simon.k.r.goldschmidt at gmail.com>
> Cc: Tien Fong Chee <tien.fong.chee at intel.com>
> ---
> configs/socfpga_vining_fpga_defconfig | 3 +++
> 1 file changed, 3 insertions(+)
>
Reviewed-by: Tien Fong Chee <tien.fong.chee at intel.com>
Regards,
TF
More information about the U-Boot
mailing list