[PATCH] clk: zynqmp: Add support for for DP audio/video clocks

Michal Simek monstr at monstr.eu
Tue Apr 5 15:10:02 CEST 2022


út 29. 3. 2022 v 13:13 odesílatel Michal Simek <michal.simek at xilinx.com> napsal:
>
> Add support for getting rate for DP audio and video clocks.
>
> Signed-off-by: Michal Simek <michal.simek at xilinx.com>
> ---
>
>  drivers/clk/clk_zynqmp.c | 7 +++++++
>  1 file changed, 7 insertions(+)
>
> diff --git a/drivers/clk/clk_zynqmp.c b/drivers/clk/clk_zynqmp.c
> index 9038fb8befd9..45c679a627b3 100644
> --- a/drivers/clk/clk_zynqmp.c
> +++ b/drivers/clk/clk_zynqmp.c
> @@ -238,6 +238,12 @@ static u32 zynqmp_clk_get_register(enum zynqmp_clk id)
>                 return CRF_APB_DBG_TRACE_CTRL;
>         case dbg_tstmp:
>                 return CRF_APB_DBG_TSTMP_CTRL;
> +       case dp_video_ref:
> +               return CRF_APB_DP_VIDEO_REF_CTRL;
> +       case dp_audio_ref:
> +               return CRF_APB_DP_AUDIO_REF_CTRL;
> +       case dp_stc_ref:
> +               return CRF_APB_DP_STC_REF_CTRL;
>         case gpu_ref ...  gpu_pp1_ref:
>                 return CRF_APB_GPU_REF_CTRL;
>         case ddr_ref:
> @@ -673,6 +679,7 @@ static ulong zynqmp_clk_get_rate(struct clk *clk)
>         case dll_ref:
>                 return zynqmp_clk_get_dll_rate(priv);
>         case gem_tsu_ref:
> +       case dp_video_ref ... dp_stc_ref:
>         case pl0 ... pl3:
>         case gem0_ref ... gem3_ref:
>         case gem0_tx ... gem3_tx:
> --
> 2.35.1
>

applied.
M

-- 
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs


More information about the U-Boot mailing list