[PATCH 16/20] imx8ulp: clock: Handle the DDRLOCKED when setting DDR clock

[sbabic at denx.de]

> From: Ye Li <ye.li at nxp.com>
> The DDRLOCKED bit in CGC2 DDRCLK will auto lock up and down by HW
> according to DDR DIV updating or DDR CLK halt status change. So DDR
> PCC disable/enable will trigger the lock up/down flow. We
> need wait until unlock to ensure clock is ready.
> And before configuring the DDRCLK DIV, we need polling the DDRLOCKED
> until it is unlocked. Otherwise writing ti DIV bits will not set.
> Reviewed-by: Peng Fan <peng.fan at nxp.com>
> Signed-off-by: Ye Li <ye.li at nxp.com>
> Signed-off-by: Peng Fan <peng.fan at nxp.com>
Applied to u-boot-imx, master, thanks !

Best regards,
Stefano Babic

-- 
=====================================================================
DENX Software Engineering GmbH,      Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================