[PATCH v2 17/25] phy: cadence: Sierra: Add PHY PCS common register configurations

Tom Rini trini at konsulko.com
Tue Feb 8 18:35:23 CET 2022

On Fri, Jan 28, 2022 at 01:41:44PM +0530, Aswath Govindraju wrote:

> From: Swapnil Jakhade <sjakhade at cadence.com>
> Add PHY PCS common register configuration sequences for single link.
> Update single link PCIe register sequence accordingly.
> Signed-off-by: Swapnil Jakhade <sjakhade at cadence.com>
> Signed-off-by: Aswath Govindraju <a-govindraju at ti.com>

Applied to u-boot/master, thanks!

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 659 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20220208/a0c8a7c9/attachment.sig>

More information about the U-Boot mailing list