[PATCH] soc: soc_ti_k3: identify j7200 SR2.0 SoCs

Tom Rini trini at konsulko.com
Thu Jul 7 03:56:38 CEST 2022

On Tue, Jun 21, 2022 at 04:36:03PM -0500, Bryan Brattlof wrote:

> Anytime a new revision of a chip is produced, Texas Instruments
> will increment the 4 bit VARIANT section of the CTRLMMR_WKUP_JTAGID
> register by one. Typically this will be decoded as SR1.0 -> SR2.0 ...
> however a few TI SoCs do not follow this convention.
> Rather than defining a revision string array for each SoC, use a
> default revision string array for all TI SoCs that continue to follow
> the typical 1.0 -> 2.0 revision scheme.
> Signed-off-by: Bryan Brattlof <bb at ti.com>

Applied to u-boot/next, thanks!

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 659 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20220706/2dc1b5cc/attachment.sig>

More information about the U-Boot mailing list